 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
IMX8MPCEC датащи(PDF) 57 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
IMX8MPCEC датащи(HTML) 57 Page - NXP Semiconductors |
|
|
57 / 111 page  Electrical characteristics i.MX 8M Plus Applications Processor Datasheet for Consumer Products, Rev. 0, 03/2021 NXP Semiconductors 57 Figure 23. RGMII receive signal timing diagram with internal delay 3.8.4 Ethernet Quality-of-Service (QOS) electrical specifications Ethernet QOS supports the following Time Sensitive Networking (TSN) features: • 802.1Qbv Enhancements to Scheduling Traffic • 802.1Qbu Frame preemption • Time based Scheduling • 1.8 V/3.3 V RMII operation, 1.8 V RGMII operation 3.8.4.1 Ethernet QOS signal mapping The following timing specs are defined at the chip I/O pin and must be translated appropriately to arrive at timing specs/constraints for the physical interface. Table 47. ENET QOS signal mapping Pad name Description Mode Alt mode Direction Comments GPIO1_IO06 enet_qos.MDC RMII/RGMII ALT1 O — GPIO1_IO07 enet_qos.MDIO RMII/RGMII ALT1 I/O — |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
