поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX8MPCEC датащи(PDF) 77 Page - NXP Semiconductors

номер детали IMX8MPCEC
подробное описание детали  i.MX 8M Plus Applications Processor Datasheet for Consumer Products
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX8MPCEC датащи(HTML) 77 Page - NXP Semiconductors

Back Button IMX8MPCEC Datasheet HTML 73Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 74Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 75Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 76Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 77Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 78Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 79Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 80Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 81Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 111 page
background image
Electrical characteristics
i.MX 8M Plus Applications Processor Datasheet for Consumer Products, Rev. 0, 03/2021
NXP Semiconductors
77
Figure 45. FlexSPI output timing in SDR mode
3.8.12.2.2 DDR mode
TDSO
[D:] Output data setup time
2
ns
TDHO
[D:] Output data hold time
2
ns
TCSS
[D:] Chip select output setup time
3 x TCK - 1
ns
TCSH
[D:] Chip select output hold time
3 x TCK - 1
ns
1 The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used. See the
FlexSPI SDR input timing specifications.
NOTE
TCSS and TCSH are configured by the FlexSPIn_FLSHAxCR1 register, the
default values are shown above. See the i.MX 8M Plus Applications
Processor Reference Manual (IMX8MPRM) for more details.
Table 64. FlexSPI output timing in DDR mode
Symbol
Parameter
Min.
Max.
Unit
[D:] Frequency of operation1
1 The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used. See the
FlexSPI SDR input timing specifications.
NOTE
TCSS and TCSH are configured by the FlexSPIn_FLSHAxCR1 register, the
default values are shown above. See the i.MX 8M Plus Applications
Processor Reference Manual (IMX8MPRM) for more details.
—166
MHz
TCK
[D:] SCK clock period
6.02
ns
TDSO
[D:] Output data setup time
0.6
ns
TDHO
[D:] Output data hold time
0.6
ns
TCSS
[D:] Chip select output setup time
3 x TCK - 1.075
ns
TCSH
[D:] Chip select output hold time
3 x TCK - 1.075
ns
Table 63. FlexSPI output timing in SDR mode (continued)
Symbol
Parameter
Min.
Max.
Unit
TCSS
TCK
TCSH
TDVO
TDHO
TDVO
TDHO
SCK
CS
SIO[0:7]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com