поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX8MPCEC датащи(PDF) 58 Page - NXP Semiconductors

номер детали IMX8MPCEC
подробное описание детали  i.MX 8M Plus Applications Processor Datasheet for Consumer Products
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX8MPCEC датащи(HTML) 58 Page - NXP Semiconductors

Back Button IMX8MPCEC Datasheet HTML 54Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 55Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 56Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 57Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 58Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 59Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 60Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 61Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 62Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 58 / 111 page
background image
i.MX 8M Plus Applications Processor Datasheet for Consumer Products, Rev. 0, 03/2021
58
NXP Semiconductors
Electrical characteristics
GPIO1_IO08
enet_qos.1588_EVENT0_IN;
enet_qos.1588_EVENT0_AUX_IN
RMII/RGMII ALT1/ALT4
I
Capture/compare block
input/output event bus signal.
When configured for capture
and a rising edge is detected,
the current timer value is
latched and transferred into
the corresponding
ENET_TCCRn register for
inspection by software. When
configured for compare, the
corresponding signal
1588_EVENT is asserted for
one cycle when the timer
reaches the compare value
programmed in register
ENET_TCCRn. An interrupt
or DMA request can be
triggered if the corresponding
bit in ENET_TCSRn[TIE] or
ENET_TSCRn[TDRE] is set.
ALT1 is for
enet_qos.1588_EVENT1_IN.
ALT4 is for
enet_qos.1588_EVENT1_AU
X_IN.
GPIO1_IO09
enet_qos.1588_EVENT0_OUT
RMII/RGMII
ALT1
O
—
ENET_MDC
enet_qos.MDC
RMII/RGMII
ALT0
O
—
ENET_MDIO
enet_qos.MDIO
RMII/RGMII
ALT0
I/O
—
ENET_TD3
enet_qos.RGMII_TD3
RGMII
ALT0
O
Only used for RGMII
ENET_TD2
RMII.REF_CLK;
enet_qos.RGMII_TD2
RMII/RGMII ALT1/ALT0
I/O
ALT0 is only for RGMII TD2
output, ALT1 is for RMII clock.
Used as RMII clock and
RGMII data, there are two
RMII clock schemes:
• MAC generates output 50M
reference clock for PHY,
also MAC uses this 50M
clock.
• MAC uses external 50M
clock.
ENET_TD1
enet_qos.RGMII_TD1
RMII/RGMII
ALT0
O
—
ENET_TD0
enet_qos.RGMII_TD0
RMII/RGMII
ALT0
O
—
ENET_TX_CTL
RMII.TX_EN;
enet_qos.RGMII_TX_CTL
RMII/RGMII
ALT0
O
—
Table 47. ENET QOS signal mapping (continued)
Pad name
Description
Mode
Alt mode
Direction
Comments



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com