поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS47L35 датащи(PDF) 173 Page - Cirrus Logic

номер детали CS47L35
подробное описание детали  Smart Codec with Low-Power Audio DSP
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L35 датащи(HTML) 173 Page - Cirrus Logic

Back Button CS47L35 Datasheet HTML 169Page - Cirrus Logic CS47L35 Datasheet HTML 170Page - Cirrus Logic CS47L35 Datasheet HTML 171Page - Cirrus Logic CS47L35 Datasheet HTML 172Page - Cirrus Logic CS47L35 Datasheet HTML 173Page - Cirrus Logic CS47L35 Datasheet HTML 174Page - Cirrus Logic CS47L35 Datasheet HTML 175Page - Cirrus Logic CS47L35 Datasheet HTML 176Page - Cirrus Logic CS47L35 Datasheet HTML 177Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 173 / 300 page
background image
DS1085F3
173
CS47L35
4.15 Interrupts
The IRQ1 output is provided externally on the IRQ pin. Under default conditions, this output is active low. The polarity can
be inverted using IRQ_POL. The IRQ output can be either CMOS driven or open drain; this is selected using the IRQ_
OP_CFG bit. The IRQ output is referenced to the DBVDD1 power domain.
The IRQ2 status can be used to trigger DSP firmware execution; see Section 4.4. This allows the DSP firmware execution
to be linked to external events (e.g., jack detection, or GPIO input), or to any of the status conditions flagged by the
interrupt registers.
The IRQ1 and IRQ2 signals may be output on a GPIO pin; see Section 4.14.
The CS47L35 interrupt controller circuit is shown in Fig. 4-62. (Note that not all interrupt inputs are shown.) The control
fields associated with IRQ1 and IRQ2 are described in Table 4-89 and Table 4-90 respectively. The global interrupt mask
bits, status bits, and output configuration fields are described Table 4-91.
Note that, under default register conditions, the boot done status is the only unmasked interrupt source; a falling edge on
the IRQ pin indicates completion of the boot sequence.
Figure 4-62. Interrupt Controller
IM_xxx_EINT1
IM_xxx_EINT1
IM_GP1_EINT1
IM_FLL1_LOCK_EINT1
IM_DRC1_SIG_DET_EINT1
IM_DSP_IRQ1_EINT1
xxx_EINT1
xxx_EINT1
GP1_EINT1
FLL1_LOCK_EINT1
DRC1_SIG_DET_EINT1
DSP_IRQ1_EINT1
IM_IRQ1
IRQ1_STS
xxx_STSn
xxx_STSn
GP1_LVLn
FLL1_LOCK_STSn
DRC1_SIG_DET_STSn
DSP_IRQ1_STSn
IM_xxx_EINT2
IM_xxx_EINT2
IM_GP1_EINT2
IM_FLL1_LOCK_EINT2
IM_DRC1_SIG_DET_EINT2
IM_DSP_IRQ1_EINT2
xxx_EINT2
xxx_EINT2
GP1_EINT2
FLL1_LOCK_EINT2
DRC1_SIG_DET_EINT2
DSP_IRQ1_EINT2
IM_IRQ2
IRQ2_STS
Note: not all available interrupt sources are shown



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com