поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS47L35 датащи(PDF) 104 Page - Cirrus Logic

номер детали CS47L35
подробное описание детали  Smart Codec with Low-Power Audio DSP
PDF  300 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS47L35 датащи(HTML) 104 Page - Cirrus Logic

Back Button CS47L35 Datasheet HTML 100Page - Cirrus Logic CS47L35 Datasheet HTML 101Page - Cirrus Logic CS47L35 Datasheet HTML 102Page - Cirrus Logic CS47L35 Datasheet HTML 103Page - Cirrus Logic CS47L35 Datasheet HTML 104Page - Cirrus Logic CS47L35 Datasheet HTML 105Page - Cirrus Logic CS47L35 Datasheet HTML 106Page - Cirrus Logic CS47L35 Datasheet HTML 107Page - Cirrus Logic CS47L35 Datasheet HTML 108Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 300 page
background image
104
DS1085F3
CS47L35
4.5 DSP Peripheral Control
4.5.4
DSP GPIO
The DSP GPIO function provides an advanced I/O capability, supporting the requirements of the CS47L35 as a
multipurpose sensor hub.
4.5.4.1 Overview
The CS47L35 supports up to 16 GPIO pins; these are implemented as alternate functions to a pin-specific capability.
The GPIOs can be used to provide status outputs and control signals to external hardware; the supported functions include
interrupt output, FLL clock output, accessory detection status, and S/PDIF or PWM-coded audio channels; see
Section 4.14.
The GPIOs can support miscellaneous logic input and output, interfacing directly with the integrated DSPs, or with the Host
Application software. A basic level of I/O functionality is described in Section 4.14, under the configuration where GPn_
FN = 0x001. The GPn_FN field selects the functionality for the respective pin, GPIOn.
The DSP GPIO pins are accessed using maskable sets of I/O control registers; this allows the selected combinations of
GPIOs to be controlled with ease, regardless of how the allocation of GPIO pins has been implemented in hardware. In a
typical use case, one GPIO mask is defined for each DSP, or for each functional process; this provides a highly efficient
mechanism for each DSP to independently access the respective input and output signals.
4.5.4.2 DSP GPIO Control
The DSP GPIO function is selected by setting GPn_FN = 0x002 for the respective GPIO pin (where n identifies the
applicable GPIOn pin).
Each DSP GPIO is controlled using bits that determine the direction (input/output) and the logic state (0/1) of the pin. These
bits are replicated in four control sets; each which can determine the logic level of any DSP GPIO.
Mask bits are provided within each control set, to determine which of the control sets has control of each DSP GPIO. To
avoid logic contention, a DSP GPIO output must be controlled (unmasked) in a maximum of one control set at any time.
Note that write access to the direction control bits (DSPGPn_SETx_DIR) and level control bits (DSPGPn_SETx_LVL) is
only valid when the channel (DSPGPn) is unmasked in the respective control set. Writes to these fields are implemented
for the unmasked DSP GPIOs, and are ignored in respect of the masked DSP GPIOs. Note that the level control bits
(DSPGPn_SETx_LVL) provide output level control only—they cannot be used to read the status of DSP GPIO inputs.
The logic level of the unmasked DSP GPIO outputs in any control set can be configured using a single register write.
Writing to the output level control registers determines the logic level of the unmasked DSP GPIOs in that set only; all other
outputs are unaffected.
DSP GPIO status bits are provided, indicating the logic level of every input or output pin that is configured as a DSP GPIO.
The DSPGPn_STS bits also provide logic-level indication for any pin that is configured as a GPIO input, with GPn_
FN = 0x001.Note that there is only one set of DSP GPIO status bits.
The status bits indicate the logic level of the DSP GPIO outputs. The respective pins are driven as outputs if configured
as a DSP GPIO output, and unmasked in one of the control sets. Note that a DSP GPIO continues to be driven as an
output, even if the mask bit is subsequently asserted in that set. The pin only ceases to be driven if it is configured as a
DSP GPIO input and is unmasked in one of the control sets, or if the pin is configured as an input under a different GPn_
FN field selection.
Base address
+0x08
Timern_Status
0TIMERn_
RUNNING_STS
0
Timer Running Status
0 = Timer stopped
1 = Timer running
Base address
+0x0A
Timern_Count_
Readback
31:0 TIMERn_CUR_
COUNT[31:0]
0x0000 Timer Current Count value
Table 4-33. General-Purpose Timer (TIMERn) Control (Cont.)
Register Address
Bit
Label
Default
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com