поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX6SDLCEC датащи(PDF) 119 Page - NXP Semiconductors

номер детали IMX6SDLCEC
подробное описание детали  i.MX 6Solo/6DualLite Applications Processors for Consumer Products
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX6SDLCEC датащи(HTML) 119 Page - NXP Semiconductors

Back Button IMX6SDLCEC Datasheet HTML 115Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 116Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 117Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 118Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 119Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 120Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 121Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 122Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 123Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 169 page
background image
Electrical Characteristics
i.MX 6Solo/6DualLite Applications Processors for Consumer Products, Rev. 9, 11/2018
NXP Semiconductors
119
4.11.15.1 PCIE_REXT Reference Resistor Connection
The impedance calibration process requires connection of reference resistor 200
Ω. 1% precision resistor
on PCIE_REXT pads to ground. It is used for termination impedance calibration.
4.11.16 Pulse Width Modulator (PWM) Timing Parameters
This section describes the electrical information of the PWM. The PWM can be programmed to select one
of three clock signals as its source frequency. The selected clock signal is passed through a prescaler before
being input to the counter. The output is available at the pulse-width modulator output (PWMO) external
pin.
Figure 84 depicts the timing of the PWM, and Table 78 lists the PWM timing parameters.
Figure 84. PWM Timing
4.11.17 SCAN JTAG Controller (SJC) Timing Parameters
Figure 85 depicts the SJC test clock input timing. Figure 86 depicts the SJC boundary scan timing.
Figure 87 depicts the SJC test access port. Signal parameters are listed in Table 79.
Figure 85. Test Clock Input Timing Diagram
Table 78. PWM Output Timing Parameters
ID
Parameter
Min
Max
Unit
PWM Module Clock Frequency
0
ipg_clk
MHz
P1
PWM output pulse width high
15
ns
P2
PWM output pulse width low
15
ns
JTAG_TCK
(Input)
VM
VM
VIH
VIL
SJ1
SJ2
SJ2
SJ3
SJ3



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com