поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX6SDLCEC датащи(PDF) 121 Page - NXP Semiconductors

номер детали IMX6SDLCEC
подробное описание детали  i.MX 6Solo/6DualLite Applications Processors for Consumer Products
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX6SDLCEC датащи(HTML) 121 Page - NXP Semiconductors

Back Button IMX6SDLCEC Datasheet HTML 117Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 118Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 119Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 120Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 121Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 122Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 123Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 124Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 125Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 169 page
background image
Electrical Characteristics
i.MX 6Solo/6DualLite Applications Processors for Consumer Products, Rev. 9, 11/2018
NXP Semiconductors
121
Figure 88. JTAG_TRST_B Timing Diagram
4.11.18 SPDIF Timing Parameters
The Sony/Philips Digital Interconnect Format (SPDIF) data is sent using the bi-phase marking code. When
encoding, the SPDIF data signal is modulated by a clock that is twice the bit rate of the data signal.
Table 80 and Figure 89 and Figure 90 show SPDIF timing parameters for the Sony/Philips Digital
Interconnect Format (SPDIF), including the timing of the modulating Rx clock (SPDIF_SR_CLK) for
SPDIF in Rx mode and the timing of the modulating Tx clock (SPDIF_ST_CLK) for SPDIF in Tx mode.
Table 79. JTAG Timing
ID
Parameter1,2
All Frequencies
Unit
Min
Max
SJ0
JTAG_TCK frequency of operation 1/(3•TDC)
1
1 T
DC = target frequency of SJC
0.001
22
MHz
SJ1
JTAG_TCK cycle time in crystal mode
45
ns
SJ2
JTAG_TCK clock pulse width measured at VM
2
2 V
M = mid-point voltage
22.5
ns
SJ3
JTAG_TCK rise and fall times
3
ns
SJ4
Boundary scan input data set-up time
5
ns
SJ5
Boundary scan input data hold time
24
ns
SJ6
JTAG_TCK low to output data valid
40
ns
SJ7
JTAG_TCK low to output high impedance
40
ns
SJ8
JTAG_TMS, JTAG_TDI data set-up time
5
ns
SJ9
JTAG_TMS, JTAG_TDI data hold time
25
ns
SJ10
JTAG_TCK low to JTAG_TDO data valid
44
ns
SJ11
JTAG_TCK low to JTAG_TDO high impedance
44
ns
SJ12
JTAG_TRST_B assert time
100
ns
SJ13
JTAG_TRST_B set-up time to JTAG_TCK low
40
ns
JTAG_TCK
(Input)
JTAG_TRST_B
(Input)
SJ13
SJ12



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com