поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX6SDLCEC датащи(PDF) 81 Page - NXP Semiconductors

номер детали IMX6SDLCEC
подробное описание детали  i.MX 6Solo/6DualLite Applications Processors for Consumer Products
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX6SDLCEC датащи(HTML) 81 Page - NXP Semiconductors

Back Button IMX6SDLCEC Datasheet HTML 77Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 78Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 79Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 80Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 81Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 82Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 83Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 84Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 85Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 81 / 169 page
background image
Electrical Characteristics
i.MX 6Solo/6DualLite Applications Processors for Consumer Products, Rev. 9, 11/2018
NXP Semiconductors
81
4.11.4.3 SDR50/SDR104 AC Timing
Figure 42 depicts the timing of SDR50/SDR104, and Table 54 lists the SDR50/SDR104 timing
characteristics.
Figure 42.
SDR50/SDR104 Timing
4.11.4.4
Bus Operation Condition for 3.3 V and 1.8 V Signaling
Signaling level of SD/eMMC4.3 and eMMC4.4/4.41 modes is 3.3 V. Signaling level of SDR104/SDR50
mode is 1.8 V. The DC parameters for the NVCC_SD1, NVCC_SD2 and NVCC_SD3 supplies are
identical to those shown in Table 23, "GPIO DC Parameters," on page 40.
Table 54.
SDR50/SDR104 Interface Timing Specification
ID
Parameter
Symbols
Min
Max
Unit
Card Input Clock
SD1
Clock Frequency Period
tCLK
4.8
ns
SD2
Clock Low Time
tCL
0.46
× tCLK
0.54
× tCLK
ns
SD3
Clock High Time
tCH
0.46
× tCLK
0.54
× tCLK
ns
uSDHC Output/Card Inputs SDx_CMD, SDx_DATAx in SDR50 (Reference to CLK)
SD4
uSDHC Output Delay
tOD
–3
1
ns
uSDHC Output/Card Inputs SDx_CMD, SDx_DATAx in SDR104 (Reference to CLK)
SD5
uSDHC Output Delay
tOD
–1.6
0.74
ns
uSDHC Input/Card Outputs SDx_CMD, SDx_DATAx in SDR50 (Reference to CLK)
SD6
uSDHC Input Setup Time
tISU
2.5
ns
SD7
uSDHC Input Hold Time
tIH
1.5
ns
uSDHC Input/Card Outputs SDx_CMD, SDx_DATAx in SDR104 (Reference to CLK)1
1Data window in SDR100 mode is variable.
SD8
Card Output Data Window
tODW
0.5
× tCLK
—ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com