поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IMX6SDLCEC датащи(PDF) 80 Page - NXP Semiconductors

номер детали IMX6SDLCEC
подробное описание детали  i.MX 6Solo/6DualLite Applications Processors for Consumer Products
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMX6SDLCEC датащи(HTML) 80 Page - NXP Semiconductors

Back Button IMX6SDLCEC Datasheet HTML 76Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 77Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 78Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 79Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 80Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 81Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 82Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 83Page - NXP Semiconductors IMX6SDLCEC Datasheet HTML 84Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 169 page
background image
i.MX 6Solo/6DualLite Applications Processors for Consumer Products, Rev. 9, 11/2018
80
NXP Semiconductors
Electrical Characteristics
4.11.4.2 eMMC4.4/4.41 (Dual Data Rate) AC Timing
Figure 41 depicts the timing of eMMC4.4/4.41. Table 53 lists the eMMC4.4/4.41 timing characteristics.
Be aware that only DATA is sampled on both edges of the clock (not applicable to CMD).
Figure 41. eMMC4.4/4.41 Timing
uSDHC Input/Card Outputs SDx_CMD, SDx_DATAx (Reference to CLK)
SD7
uSDHC Input Setup Time
tISU
2.5
ns
SD8
uSDHC Input Hold Time4
tIH
1.5
ns
1 In low speed mode, card clock must be lower than 400 kHz, voltage ranges from 2.7 to 3.6 V.
2 In normal (full) speed mode for SD/SDIO card, clock frequency can be any value between 025 MHz. In high-speed mode,
clock frequency can be any value between 0
50 MHz.
3 In normal (full) speed mode for MMC card, clock frequency can be any value between 020 MHz. In high-speed mode, clock
frequency can be any value between 0
52 MHz.
4 To satisfy hold timing, the delay difference between clock input and cmd/data input must not exceed 2 ns.
Table 53. eMMC4.4/4.41 Interface Timing Specification
ID
Parameter
Symbols
Min
Max
Unit
Card Input Clock1
1 1 Clock duty cycle will be in the range of 47% to 53%.
SD1
Clock Frequency (eMMC4.4/4.41 DDR)
fPP
052
MHz
SD1
Clock Frequency (SD3.0 DDR)
fPP
050
MHz
uSDHC Output / Card Inputs SDx_CMD, SDx_DATAx (Reference to CLK)
SD2
uSDHC Output Delay
tOD
2.8
6.8
ns
uSDHC Input / Card Outputs SDx_CMD, SDx_DATAx (Reference to CLK)
SD3
uSDHC Input Setup Time
tISU
1.7
ns
SD4
uSDHC Input Hold Time
tIH
1.5
ns
Table 52.
SD/eMMC4.3 Interface Timing Specification (continued)
ID
Parameter
Symbols
Min
Max
Unit
SD1
SD2
SD3
Output from eSDHCv3 to card
Input from card to eSDHCv3
SDx_DATA[7:0]
SDx_CLK
SD4
SD2
......
......
SDx_DATA[7:0]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com