поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9520-1/PCBZ датащи(PDF) 51 Page - Analog Devices

номер детали AD9520-1/PCBZ
подробное описание детали  12 LVPECL/24 CMOS Output Clock Generator
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9520-1/PCBZ датащи(HTML) 51 Page - Analog Devices

Back Button AD9520-1/PCBZ Datasheet HTML 47Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 48Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 49Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 50Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 51Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 52Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 53Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 54Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 55Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 80 page
background image
Data Sheet
AD9520-1
Rev. B | Page 51 of 80
SERIAL CONTROL PORT
The AD9520-1 serial control port is a flexible, synchronous
serial communications port that allows an easy interface with
many industry-standard microcontrollers and microprocessors.
The AD9520-1 serial control port is compatible with most
synchronous transfer formats, including Philips I2C, Motorola®
SPI®, and Intel® SSR protocols. The AD9520-1 I2C
implementation deviates from the classic I2C specification on
two specifications, and these deviations are documented in
Table 14. The serial control port allows read/write access to all
registers that configure the AD9520-1.
SPI/I²C PORT SELECTION
The AD9520-1 has two serial interfaces, SPI and I2C. Users can
select either SPI or I2C depending on the states of the three-level
(high, open, low) logic input pins, SP1 and SP0. When both SP1
and SP0 are high, the SPI interface is active. Otherwise, I2C is active
with eight different I2C slave address (seven bits wide) settings
(see Table 41). The four MSBs of the slave address are hardware
coded as 1011b; the three LSBs are programmed by SP1 and SP0.
Table 41. Serial Port Mode Selection
SP1
SP0
Address
Low
Low
I²C, 1011000b
Low
Open
I²C, 1011001b
Low
High
I²C, 1011010b
Open
Low
I²C, 1011011b
Open
Open
I²C, 1011100b
Open
High
I²C, 1011101b
High
Low
I²C, 1011110b
High
Open
I²C, 1011111b
High
High
SPI
I²C SERIAL PORT OPERATION
The AD9520-1 I2C port is based on the I2C fast mode standard.
The AD9520-1 supports both I2C protocols: standard mode
(100 kHz) and fast mode (400 kHz).
The AD9520-1 I2C port has a 2-wire interface consisting of a serial
data line (SDA) and a serial clock line (SCL). In an I2C bus system,
the AD9520-1 is connected to the serial bus (data bus SDA and
clock bus SCL) as a slave device, meaning that no clock is generated
by the AD9520-1. The AD9520-1 uses direct 16-bit (two bytes)
memory addressing instead of traditional 8-bit (one byte) memory
addressing.
I2C Bus Characteristics
Table 42. I2C Bus Definitions
Abbreviation
Definition
S
Start
Sr
Repeated start
P
Stop
A
Acknowledge
A
No acknowledge
W
Write
R
Read
One pulse on the SCL clock line is generated for each data bit
transferred.
The data on the SDA line must not change during the high
period of the clock. The state of the data line can change only when
the clock on the SCL line is low.
SDA
SCL
DATA LINE
STABLE;
DATA VALID
CHANGE
OF DATA
ALLOWED
Figure 56. Valid Bit Transfer
A start condition is a transition from high to low on the SDA
line while SCL is high. The start condition is always generated
by the master to initialize the data transfer.
A stop condition is a transition from low to high on the SDA
line while SCL is high. The stop condition is always generated
by the master to end the data transfer.
START
CONDITION
S
STOP
CONDITION
P
SDA
SCL
Figure 57. Start and Stop Conditions
A byte on the SDA line is always eight bits long. An acknowledge
bit must follow every byte. Bytes are sent MSB first.
The acknowledge bit is the ninth bit attached to any 8-bit data
byte. An acknowledge bit is always generated by the receiving
device (receiver) to inform the transmitter that the byte has
been received. It is accomplished by pulling the SDA line low
during the ninth clock pulse after each 8-bit data byte.
The no acknowledge bit is the ninth bit attached to any 8-bit
data byte. A no acknowledge bit is always generated by the
receiving device (receiver) to inform the transmitter that the
byte has not been received. It is accomplished by leaving the SDA
line high during the ninth clock pulse after each 8-bit data byte.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com