поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9520-1/PCBZ датащи(PDF) 28 Page - Analog Devices

номер детали AD9520-1/PCBZ
подробное описание детали  12 LVPECL/24 CMOS Output Clock Generator
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9520-1/PCBZ датащи(HTML) 28 Page - Analog Devices

Back Button AD9520-1/PCBZ Datasheet HTML 24Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 25Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 26Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 27Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 28Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 29Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 30Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 31Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 80 page
background image
AD9520-1
Data Sheet
Rev. B | Page 28 of 80
THEORY OF OPERATION
OPERATIONAL CONFIGURATIONS
The AD9520-1 can be configured in several ways. These
configurations must be set up by loading the control registers
(see Table 50 to Table 61). Each section or function must be
individually programmed by setting the appropriate bits in the
corresponding control register or registers. After the desired
configuration is programmed, the user can store these values
in the on-board EEPROM to allow the part to power up in the
desired configuration without user intervention.
Mode 0—Internal VCO and Clock Distribution
When the internal VCO and PLL are used, the VCO divider
must also be used, in most cases, to ensure that the frequency
presented to the channel dividers does not exceed its specified
maximum frequency (see Table 3). The exceptions to this are
the VCO direct mode and cases where the VCO frequency is
≤1600 MHz. The internal PLL uses an external loop filter to set
the loop bandwidth. The external loop filter is also crucial to
the loop stability.
When the internal VCO is used, the VCO must be calibrated
(Register 0x018[0] = 1b) to ensure optimal performance.
For internal VCO and clock distribution applications, use the
register settings shown in Table 22.
Table 22. Settings When Using Internal VCO
Register
Description
0x010[1:0] = 00b
PLL normal operation (PLL on)
0x010 to 0x01E
PLL settings; select and enable a reference
input; set R, N (P, A, B), PFD polarity, and ICP
according to the intended loop configuration
0x1E1[1] = 1b
Select VCO as the source
0x01C[2:0]
Enable reference inputs
0x1E0[2:0]
Set VCO divider
0x1E1[0] = 0b
Use the VCO divider as the source for the
distribution section
0x018[0] = 0b,
0x232[0] = 1b
Clear previous VCO calibration and issue
IO_UPDATE (not necessary the first time after
power-up, but must be done subsequently)
0x018[0] = 1b,
0x232[0] = 1b
Initiate VCO calibration, issue IO_UPDATE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com