поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9520-1/PCBZ датащи(PDF) 3 Page - Analog Devices

номер детали AD9520-1/PCBZ
подробное описание детали  12 LVPECL/24 CMOS Output Clock Generator
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9520-1/PCBZ датащи(HTML) 3 Page - Analog Devices

  AD9520-1/PCBZ Datasheet HTML 1Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 2Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 3Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 4Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 5Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 6Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 7Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 8Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 80 page
background image
Data Sheet
AD9520-1
Rev. B | Page 3 of 80
REVISION HISTORY
10/2016—Rev. A to Rev. B
Changed AD9520 to AD9520-1 .................................. Throughout
Change to PD Power-Down, Maximum Sleep Parameter,
Table 18.............................................................................................16
Updated Outline Dimensions........................................................80
8/2013—Rev. 0 to Rev. A
Changes to Features Section, Applications Section, and
General Description Section............................................................1
Changes to Table 2 ............................................................................4
Changes to Input Frequency Parameter; Change to Input
Sensitivity, Differential Parameter Test Conditions/Comments,
Table 3.................................................................................................7
Change to Output Differential Voltage, VOD Parameter Test
Conditions/Comments; Added Source Current and Sink
Current Parameters, Table 4 ............................................................7
Reordered Figure 2 to Figure 4........................................................9
Change to Reset Timing, Pulse Width Low Parameter, Table 15...15
Change to PLL Locked; One LVPECL Output Enabled
Parameter, fOUT Value in Test Conditions/Comments, Table 18..16
Change to Junction Temperature, Table 19; Reformatted
Table 19........................................................................................................17
Change to Pin 4 and Pin 22 Descriptions, Table 21....................18
Deleted Figure 13, Renumbered Sequentially; Change to
fVCO Value in Caption, Figure 13 and Figure 14...........................22
Reordered Figure 31 and Figure 32; Moved Figure 34 and
Figure 35 to PLL External Loop Filter Section, Page 35;
Added Figure 33, Renumbered Sequentially...............................25
Change to Mode 0—Internal VCO and Clock Distribution
Section ..............................................................................................28
Change to Configuration of the PLL Section; Changes
to Charge Pump (CP) Section .......................................................34
Changes to On-Chip VCO Section and PLL External Loop
Filter Section; Added Figure 40; Moved Figure 41 and Figure 42
from Typical Performance Characteristics Section to PLL
External Loop Filter Section; Changes to PLL Reference
Inputs Section ..................................................................................35
Changes to Reference Switchover Section ...................................36
Change to Prescaler Section and A and B Counters Section;
Changes to Table 29 ........................................................................37
Changes to Current Source Digital Lock Detect (CSDLD)
Section ..............................................................................................38
Changes to Frequency Status Monitors Section and VCO
Calibration Section .........................................................................41
Added Table 31, Renumbered Sequentially; Change to
Internal Zero Delay Mode Section ...............................................42
Changes to External Zero Delay Mode Section..........................43
Change to Clock Frequency Division Section;
Added Channel Divider Maximum Frequency Section ............45
Reformatted Table 36 to Table 39..................................................46
Change to Phase Offset or Coarse Time Delay Section.............47
Change to LVPECL Output Drivers Section; Changes to CMOS
Output Drivers Section ..................................................................49
Changes to Soft Reset via the Serial Port Section and Soft
Reset to Settings in EEPROM When EEPROM Pin = 0b
via the Serial Port Section ..............................................................50
Change to Pin Descriptions Section and SPI Mode
Operation Section ...........................................................................54
Changes to SPI Instruction Word (16 Bits) Section ...................55
Changes to EEPROM Operations Section, Writing to the
EEPROM Section, and Reading from the EEPROM Section ...58
Changes to Programming the EEPROM Buffer Segment
Section and Register Section Definition Group Section;
Added Operational Codes Section Heading ...............................59
Changes to Table 50 ........................................................................61
Added Unused Bits to Register Map Descriptions Section;
Changes to Address 0x000, Bit 5, and Added Address 0x003,
Table 51; Changes to Address 0x000, Bit 5, and Added
Address 0x003, Table 52.................................................................64
Changes to Address 0x017, Table 54 ............................................66
Changes to Address 0x018, Bit 4 and Bits[2:1], Table 54...........67
Changes to Address 0x01B, Bits[4:0], Table 54 ...........................69
Changes to Address 0x191, Bit 5, and Address 0x194, Bit 5,
Table 56 .................................................................................................. 72
Changes to Address 0x197, Bit 5, Table 56 ..................................73
Changes to Address 0x19A, Bit 5, Table 56 .................................74
Changes to Table 60 ........................................................................75
Changes to Address 0xB02, Bit 0, and Address 0xB03, Bit 0,
Table 61 .............................................................................................76
Change to Frequency Planning Using the AD9520 Section .....77
Added LVPECL Y-Termination and Far-End Thevenin
Termination Headings; Changes to CMOS Clock Distribution
Section ..............................................................................................78
9/2008—Revision 0: Initial Version



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com