поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9520-1/PCBZ датащи(PDF) 41 Page - Analog Devices

номер детали AD9520-1/PCBZ
подробное описание детали  12 LVPECL/24 CMOS Output Clock Generator
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9520-1/PCBZ датащи(HTML) 41 Page - Analog Devices

Back Button AD9520-1/PCBZ Datasheet HTML 37Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 38Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 39Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 40Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 41Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 42Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 43Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 44Page - Analog Devices AD9520-1/PCBZ Datasheet HTML 45Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 80 page
background image
Data Sheet
AD9520-1
Rev. B | Page 41 of 80
PROGRAMMABLE
N DELAY
CLK
CLK
REF1
REF2
BUF
STATUS
STATUS
VCO STATUS
REFERENCE
SWITCHOVER
REF_SEL
CPRSET VCP
VS
GND
RSET
DISTRIBUTION
REFERENCE
REFMON
CP
STATUS
LD
P, P + 1
PRESCALER
A/B
COUNTERS
N DIVIDER
BYPASS
LF
LOW DROPOUT
REGULATOR (LDO)
PHASE
FREQUENCY
DETECTOR
LOCK
DETECT
CHARGE
PUMP
HOLD
0
1
DIVIDE BY 1,
2, 3, 4, 5, OR 6
ZERO DELAY BLOCK
FROM CHANNEL
DIVIDER 0
VS_DRV
REFIN
OPTIONAL
REFIN
Figure 48. Reference and VCO/CLK Frequency Status Monitors
Frequency Status Monitors
The AD9520-1 contains three frequency status monitors that
are used to indicate if the PLL reference (or references, in the case
of single-ended mode) and the VCO/CLK input have fallen
below a threshold frequency. Note that the VCO frequency
monitor becomes a CLK input frequency monitor if the CLK
input is selected instead of the internal VCO. Figure 48 shows
the location of the frequency status monitors in the PLL.
The PLL reference monitors have two threshold frequencies:
normal and extended (see Table 17). The reference frequency
monitor thresholds are set in Register 0x01A[6].
VCO Calibration
The AD9520-1 on-chip VCO must be calibrated to ensure
proper operation over process and temperature. The VCO
calibration is controlled by a calibration controller running off a
divided REFIN clock. The calibration requires that the PLL be
set up properly to lock the PLL loop and that the REFIN clock
be present. The REFIN clock must come from a stable source
external to the AD9520-1.
VCO calibration can be performed two ways: automatically at
power-up and manually. Automatic VCO calibration occurs when
the EEPROM is set to automatically load the preprogrammed
values in the EEPROM and then automatically calibrate the VCO.
For the automatic calibration to complete, a valid reference must
be provided at power-up. If no valid reference is provided, the
user must calibrate the VCO manually.
During the first initialization after a power-up or a reset of
the AD9520-1, a manual VCO calibration sequence is initiated
by setting Register 0x018[0] = 1b. This can be done as part of
the initial setup before executing an update all registers operation
(IO_UPDATE, Register 0x232[0] = 1b).
Subsequent to the initial setup, a VCO calibration sequence
is initiated by resetting Register 0x018[0] = 0b, executing an
IO_UPDATE, setting Register 0x018[0] = 1b, and executing
another IO_UPDATE. A readback bit (Register 0x01F[6])
indicates when VCO calibration is finished by returning a logic
true (that is, 1b).
The sequence of operations for the VCO calibration follows:
1.
Program the PLL registers to the proper values for the PLL
loop. Note that the VCO divider (Register 0x1E0[2:0])
must not be set to static during VCO calibration.
2.
Ensure that the input reference signal is present.
3.
For initial setting of the registers after a power-up or reset,
initiate a VCO calibration by setting Register 0x018[0] = 1b.
4.
Subsequently, whenever a calibration is desired, set
Register 0x018[0] = 0b, update registers; and then set
Register 0x018[0] = 1b, update registers.
5.
A SYNC operation is initiated internally, causing the outputs
to go to a static state determined by normal SYNC function
operation.
6.
VCO is calibrated to the desired setting for the requested
VCO frequency.
7.
Internally, the SYNC signal is released, allowing outputs to
continue clocking.
8.
The PLL loop is closed.
9.
The PLL locks.
A SYNC is executed during the VCO calibration; therefore, the
outputs of the AD9520-1 are held static during the calibration,
which prevents unwanted frequencies from being produced.
However, at the end of a VCO calibration, the outputs may
resume clocking before the PLL loop is completely settled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com