поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS43L36 датащи(PDF) 36 Page - Cirrus Logic

номер детали CS43L36
подробное описание детали  Low-Power, High-Performance Audio DAC with Class H Headphone Drivers
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L36 датащи(HTML) 36 Page - Cirrus Logic

Back Button CS43L36 Datasheet HTML 32Page - Cirrus Logic CS43L36 Datasheet HTML 33Page - Cirrus Logic CS43L36 Datasheet HTML 34Page - Cirrus Logic CS43L36 Datasheet HTML 35Page - Cirrus Logic CS43L36 Datasheet HTML 36Page - Cirrus Logic CS43L36 Datasheet HTML 37Page - Cirrus Logic CS43L36 Datasheet HTML 38Page - Cirrus Logic CS43L36 Datasheet HTML 39Page - Cirrus Logic CS43L36 Datasheet HTML 40Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 89 page
background image
DS1081F3
36
CS43L36
4.5 Audio Serial Port (ASP)
Figure 4-17. ASP LRCK Period, High Width, 50/50 Mode
Fig. 4-18 shows how LRCK frame start delay (ASP_FSD, see p. 66) controls the number of SCLK periods from LRCK
synchronization edge to the start of frame data.
4.5.3
Channel Location and Resolution
Each serial-port channel’s location and offset is configured through the registers in Table 4-7. Location is programmable
in single SCLK-period resolution. If set to the minimum location offset, a channel sends or receives on the first SCLK period
of a new frame. Channel size is programmable in 8- to 32-bit byte resolutions. DAC ports are limited to 24 bits and truncate
the 8 LSBs of a 32-bit audio stream.
Channel size and location must not be programmed such that channel data exceeds the frame boundary. In other words,
channel size and offset must not exceed the expected SCLK per LRCK settings. Size and location must not be
Figure 4-18. LRCK Frame-Start Delay Example Diagram
Table 4-7. ASP Channel Controls
Channel
Resolution
MSB Location
LSB Location
ASP Receive DAI0 Channel 1 ASP_RX0_CH1_RES ASP_RX0_CH1_BIT_ST_MSB ASP_RX0_CH1_BIT_ST_LSB
ASP Receive DAI0 Channel 2 ASP_RX0_CH2_RES ASP_RX0_CH2_BIT_ST_MSB ASP_RX0_CH2_BIT_ST_LSB
SCLK
LRCK
Falling
Edge
Rising
Edge
FSYNC_PERIOD
FSYNC_PULSE_WIDTH
SCLK
LRCK
Falling
Edge
Rising
Edge
FSYNC_PERIOD
FSYNC_PULSE_WIDTH
Even FSYNC_PERIOD
Odd FSYNC_PERIOD
FSYNC_PERIOD count clock is absent
FSYNC_PULSE_WIDTH
...
...
...
...
...
...
...
...
...
...
...
...
LRCK
01
Channel location and size
SDIN
FSD = 000
FSD = 001
FSD = 010
N – 1
N – 2
N – 3
N – 4
N – 5
FSD = 011
0
SCLK
FSD = 100
0.5
1
1.5
2
2.5
FSD = 101
End of frame
2
...
...
...
...
...
...
...
...
34
5
678
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com