поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS43L36 датащи(PDF) 28 Page - Cirrus Logic

номер детали CS43L36
подробное описание детали  Low-Power, High-Performance Audio DAC with Class H Headphone Drivers
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L36 датащи(HTML) 28 Page - Cirrus Logic

Back Button CS43L36 Datasheet HTML 24Page - Cirrus Logic CS43L36 Datasheet HTML 25Page - Cirrus Logic CS43L36 Datasheet HTML 26Page - Cirrus Logic CS43L36 Datasheet HTML 27Page - Cirrus Logic CS43L36 Datasheet HTML 28Page - Cirrus Logic CS43L36 Datasheet HTML 29Page - Cirrus Logic CS43L36 Datasheet HTML 30Page - Cirrus Logic CS43L36 Datasheet HTML 31Page - Cirrus Logic CS43L36 Datasheet HTML 32Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 89 page
background image
DS1081F3
28
CS43L36
4.4 Clocking Architecture
4.3.4
HP Current Limiter
The CS43L36 features built-in current-limit protection for the HP output. Table 3-8 lists the current limit threshold during
the short-circuit conditions shown in Fig. 4-10. For HP amplifiers, current is from the internal charge-pump output, and, as
such, applies the current from VCP or VP, depending on the mode.
Figure 4-10. HP Short-Circuit Setup
4.4 Clocking Architecture
The CS43L36 offers several ways to support control, ASP operation, data conversion, and signal processing. Internal
clocks are generated either from SCLK (ASP_SCLK) or from the integrated fractional-N PLL; see Fig. 4-11. Depending on
the MCLK_SRC_SEL setting (see Fig. 4-12), MCLKINT is provided by one of the following methods:
• Externally sourced directly from the ASP_SCLK input pin
• Internally generated from an integrated fractional-N PLL with ASP_SCLK as a reference clock
Figure 4-11. Clock Architecture Block Diagram
VP
VCP
Charge
Pump
LDO
VP_CP
GNDA/GNDCP
HPOUTA
HPOUTB
I
I
Digital Core
CCM
Digital Clock
Generation
Delay
Analog
Core
ASP_SCLK
SCL
Predivide
24/12 MHz
Analog Clock
Generation
Control Port/APB
Clock
Generation
ASP Clock
Generation
FSYNC Generation
ASP_LRCK/
FSYNC
DAC analog clock
MCLKINT
RESET
PLL
RCO
PoR
GFM
X 2
VD_FILT
VP VL
* Use the RCO for I2C
functionality only if
SCLK is unavailable.
*



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com