поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS43L36 датащи(PDF) 72 Page - Cirrus Logic

номер детали CS43L36
подробное описание детали  Low-Power, High-Performance Audio DAC with Class H Headphone Drivers
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43L36 датащи(HTML) 72 Page - Cirrus Logic

Back Button CS43L36 Datasheet HTML 68Page - Cirrus Logic CS43L36 Datasheet HTML 69Page - Cirrus Logic CS43L36 Datasheet HTML 70Page - Cirrus Logic CS43L36 Datasheet HTML 71Page - Cirrus Logic CS43L36 Datasheet HTML 72Page - Cirrus Logic CS43L36 Datasheet HTML 73Page - Cirrus Logic CS43L36 Datasheet HTML 74Page - Cirrus Logic CS43L36 Datasheet HTML 75Page - Cirrus Logic CS43L36 Datasheet HTML 76Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 89 page
background image
DS1081F3
72
CS43L36
7.5 Fractional-N PLL Registers
7.5.2
PLL Division Fractional Bytes 0–2
Address 0x1502–0x1504
R/W
76543210
0x1502
PLL_DIV_FRAC[7:0]
0x1503
PLL_DIV_FRAC[15:8]
0x1504
PLL_DIV_FRAC[23:16]
Default
000000
00
Bits
Name
Description
7:0
PLL_DIV_
FRAC[7:0]
PLL fractional portion of divide ratio LSB. See Section 4.4.3 for details. There are 3 bytes of PLL feedback divider fraction
portion: This is LSB byte; e.g., 0xFF means (2–17 +2–18 + …+2–24)
0000 0000 (Default)
7:0
PLL_DIV_
FRAC[15:8]
PLL fractional portion of divide ratio middle byte; e.g., 0xFF means (2–9 +2–10 + …+2–16). See Section 4.4.3 for details.
0000 0000 (Default)
7:0
PLL_DIV_
FRAC[23:16]
PLL fractional portion of divide ratio MSB; e.g., 0xFF means (2–1 +2–2 + …+2–8). See Section 4.4.3 for details.
0000 0000 (Default)
7.5.3
PLL Division Integer
Address 0x1505
R/W
765
43210
PLL_DIV_INT
Default
01
000000
Bits
Name
Description
7:0 PLL_DIV_INT PLL integer portion of divide ratio. Integer portion of PLL feedback divider. See Section 4.4.3 for details.
0100 0000 (Default)
7.5.4
PLL Control 3
Address 0x1508
R/W
7654321
0
PLL_DIVOUT
Default
000100
0
0
Bits
Name
Description
7:0
PLL_
DIVOUT
Final PLL clock output divide value. See Section 4.4.3 for configuration details.
0001 0000 (Default)
7.5.5
PLL Calibration Ratio
Address 0x150A
R/W
7654321
0
PLL_CAL_RATIO
Default
100000
0
0
Bits
Name
Description
7:0
PLL_CAL_
RATIO
PLL calibration ratio. See Section 4.4.3 for configuration details. Target value for PLL VCO calibration.
1000 0000 (Default)
7.5.6
PLL Control 4
Address 0x151B
R/W
7
654
32
1
0
PLL_MODE
Default
00
00
00
1
1
Bits Name
Description
7:2
Reserved
1:0
PLL_
MODE
PLL bypass mode. Configures 500/512 and 1029/1024 factor bypasses. See Section 4.4.3 for configuration details.
00 Unsupported
01 500/512 only (1029/1024 bypassed)
10 1029/1024 only (500/512 bypassed)
11 (Default) Both bypassed



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com