| поискавой системы для электроныых деталей |
|
PIC18F23K22-E/ML датащи(PDF) 150 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18F23K22-E/ML датащи(HTML) 150 Page - Microchip Technology |
|
150 / 496 page ![]() PIC18(L)F2X/4XK22 DS41412C-page 150 Preliminary 2010 Microchip Technology Inc. TABLE 10-14: PORTE I/O SUMMARY Pin Function TRIS Setting ANSEL Setting Pin Type Buffer Type Description RE0/P3A/CCP3/AN5 RE0 01 O DIG LATE<0> data output; not affected by analog input. 10 I ST PORTE<0> data input; disabled when analog input enabled. P3A(1) 01 O DIG Enhanced CCP3 PWM output. CCP3(1) 01 ODIG Compare 3 output/PWM 3 output. 10 IST Capture 3 input. AN5 11 I AN Analog input 5. RE1/P3B/AN6 RE1 01 O DIG LATE<1> data output; not affected by analog input. 10 I ST PORTE<1> data input; disabled when analog input enabled. P3B 0x O DIG Enhanced CCP3 PWM output. AN6 11 I AN Analog input 6. RE2/CCP5/AN7 RE2 01 O DIG LATE<2> data output; not affected by analog input. 10 I ST PORTE<2> data input; disabled when analog input enabled. CCP5 01 O DIG Compare 5 output/PWM 5 output. 10 I ST Capture 5 input. AN7 11 I AN Analog input 7. RE3/VPP/MCLR RE3 — — I ST PORTE<3> data input; enabled when Configuration bit MCLRE = 0. VPP — — P AN Programming voltage input; always available MCLR —— I ST Active-low Master Clear (device Reset) input; enabled when configuration bit MCLRE = 1. Legend: AN = Analog input or output; TTL = TTL compatible input; HV = High Voltage; OD = Open Drain; XTAL = Crystal; CMOS = CMOS compatible input or output; ST = Schmitt Trigger input with CMOS levels; I2CTM = Schmitt Trigger input with I2C. Note 1: Alternate pin assignment for P3A/CCP3 when Configuration bit CCP3MX is clear.. TABLE 10-15: REGISTERS ASSOCIATED WITH PORTE Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset Values on page ANSELE(1) — — — — — ANSE2 ANSE1 ANSE0 154 INTCON2 RBPU INTEDG0 INTEDG1 INTEDG2 — TMR0IP — RBIP 116 LATE(1) — — — — — LATE2 LATE1 LATE0 155 PORTE — — — —RE3 RE2(1) RE1(1) RE0(1) 152 SLRCON — — —SLRE(1) SLRD(1) SLRC SLRB SLRA 156 TRISE WPUE3 — — — — TRISE2(1) TRISE1(1) TRISE0(1) 154 Legend: — = unimplemented locations, read as ‘0’. Shaded bits are not used for PORTE. Note 1: Available on PIC18(L)F4XK22 devices. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |