ATtiny43U datasheet(135/182 Pages) ATMEL

135 / 182 page

135

8048B–AVR–03/09

18.5

EEPROM Write Prevents Writing to SPMCSR

Note that an EEPROM write operation will block all software programming to Flash. Reading the

Fuses and Lock bits from software will also be prevented during the EEPROM write operation. It

is recommended that the user checks the status bit (EEPE) in the EECR Register and verifies

that the bit is cleared before writing to the SPMCSR Register.

18.6

Reading the Fuse and Lock Bits from Software

It is possible for firmware to read device fuse and lock bits. In addition, firmware can also read

data from the device signature imprint table (see page 141).

Note:

Fuse and Lock bits that are programmed, will be read as zero. Fuse and Lock bits that are unpro-

grammed, will be read as one.

18.6.1

Reading Lock Bits from Firmware

Lock bit values are returned in the destination register after an LPM instruction has been issued

within three CPU cycles after RFLB and SPMEN bits have been set in SPMCSR. The RFLB and

SPMEN bits automatically clear upon completion of reading the lock bits, or if no LPM instruction

is executed within three CPU cycles, or if no SPM instruction is executed within four CPU cycles.

When RFLB and SPMEN are cleared LPM functions normally.

To read the lock bits, follow the below procedure:

Load the Z-pointer with 0x0001.

Set RFLB and SPMEN bits in SPMCSR.

Issue an LPM instruction within three clock cycles.

Read the lock bits from the LPM destination register.

If successful, the contents of the destination register are as follows.

See section “Program And Data Memory Lock Bits” on page 139 for more information.

18.6.2

Reading Fuse Bits from Firmware

The algorithm for reading fuse bytes is similar to the one described above for reading lock bits,

only the addresses are different. To read the Fuse Low Byte (FLB), follow the below procedure:

Load the Z-pointer with 0x0000.

Set RFLB and SPMEN bits in SPMCSR.

Issue an LPM instruction within three clock cycles.

Read the FLB from the LPM destination register.

If successful, the contents of the destination register are as follows.

Refer to Table 19-5 on page 141 for a detailed description and mapping of the Fuse Low Byte.

Bit

654321

–

–––––

LB2

LB1

Bit

543

FLB7

FLB6

FLB5

FLB4

FLB3

FLB2

FLB1

FLB0

ATtiny43U датащи(PDF) 135 Page - ATMEL Corporation

ATtiny43U датащи(HTML) 135 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL