TMS320VC549 datasheet(93/111 Pages) TI

93 / 111 page

TMS320C54x, TMS320LC54x, TMS320VC54x

FIXED-POINT DIGITAL SIGNAL PROCESSORS

SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

buffered serial port receive timing

timing requirements for buffered serial port receive (see Figure 35)

’C54x-40

’LC54x-40

’54x-50

’54x-66

UNIT

MIN

MAX

MIN

MAX

UNIT

tc(SCK)

Cycle time, serial port clock

†

tf(SCK)

Fall time, serial port clock

tr(SCK)

Rise time, serial port clock

tw(SCK)

Pulse duration, serial port clock low/high

8.5

tsu(BFSR)

Setup time, BFSR before BCLKR falling edge (see Note 2)

th(BFSR)

Hold time, BFSR after BCLKR falling edge (see Note 2)

tc(SCK)–2‡

tsu(BDR)

Setup time, BDR before BCLKR falling edge

th(BDR)

Hold time, BDR after BCLKR falling edge

† The serial port design is fully static and therefore can operate with tc(SCK) approaching infinity. It is characterized approaching an input frequency

of 0 Hz but tested at a much higher frequency to minimize test time.

‡ First bit is read when BFSR is sampled low by BCLKR clock.

NOTE 2: Timings for BCLKR and BFSR are given with polarity bits (BCLKP and BFSP) set to 0.

tw(SCK)

BCLKR

BFSR

BDR

8/10/12/16

tsu(BDR)

tc(SCK)

tsu(BFSR)

th(BFSR)

th(BDR)

tr(SCK)

tf(SCK)

Figure 35. Buffered Serial Port Receive Timing

TMS320VC549 датащи(PDF) 93 Page - Texas Instruments

TMS320VC549 датащи(HTML) 93 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL