7220 datasheet(83/303 Pages) RENESAS

83 / 303 page

2-56

7220 Group User’s Manual

FUNCTIONAL DESCRIPTION

2.8 Multi-master I2C-BUS interface

s Bit 4: I2C-BUS interface interrupt request bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of

the PIN bit changes from “1” to “0.” At the same time, an interrupt request signal is sent to the

CPU. The PIN bit is set to “0” in synchronization with a falling edge of the last clock (including the

ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a

falling edge of the PIN bit. When the PIN bit is “0,” the SCL is kept in the “0” state and clock

generation is disabled. Figure 2.8.7 shows an interrupt request signal generating timing chart.

The PIN bit is set to “1” in any one of the following conditions.

• Executing a write instruction to the I2C data shift register (address 00D716).

• When the ESO bit is “0”

• At reset

The conditions in which the PIN bit is set to “0” are shown below:

• Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)

• Immediately after completion of 1-byte data reception

• In the slave reception mode, with ALS = “0” and immediately after completion of slave address

or general call address reception

• In the slave reception mode, with ALS = “1” and immediately after completion of address data

reception

s Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to “0,” this bus system

is not busy and a START condition can be generated. When this bit is set to “1,” this bus system

is busy and the occurrence of a START condition is disabled by the START condition duplication

prevention function (Note).

This flag can be written by software only in the master transmission mode. In the other modes, this

bit is set to “1” by detecting a START condition and set to “0” by detecting a STOP condition. When

the ESO bit of the I2C control register (address 00DA16) is “0” and at reset, the BB flag is kept in

the “0” state.

s Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)

This bit decides the direction of transfer for data communication. When this bit is “0,” the reception

mode is selected and the data of a transmitting device is received. When the bit is “1,” the

transmission mode is selected and address data and control data are output into the SDA in

synchronization with the clock generated on the SCL.

When the ALS bit of the I2C control register (address 00F916) is “0” in the slave reception mode

is selected, the TRX bit is set to “1” (transmit) if the least significant bit (R/W bit) of the address

data transmitted by the master is “1.” When the ALS bit is “0” and the R/W bit is “0,” the TRX bit

is cleared to “0” (receive).

The TRX bit is cleared to “0” in one of the following conditions.

• When arbitration lost is detected.

• When a STOP condition is detected.

• When occurrence of a START condition is disabled by the START condition duplication prevention

function (Note).

• With MST = “0” and when a START condition is detected.

• With MST = “0” and when ACK non-return is detected.

• At reset

7220 датащи(PDF) 83 Page - Renesas Technology Corp

7220 датащи(HTML) 83 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL