поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

7220 датащи(PDF) 75 Page - Renesas Technology Corp

номер детали 7220
подробное описание детали  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  303 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7220 датащи(HTML) 75 Page - Renesas Technology Corp

Back Button 7220 Datasheet HTML 71Page - Renesas Technology Corp 7220 Datasheet HTML 72Page - Renesas Technology Corp 7220 Datasheet HTML 73Page - Renesas Technology Corp 7220 Datasheet HTML 74Page - Renesas Technology Corp 7220 Datasheet HTML 75Page - Renesas Technology Corp 7220 Datasheet HTML 76Page - Renesas Technology Corp 7220 Datasheet HTML 77Page - Renesas Technology Corp 7220 Datasheet HTML 78Page - Renesas Technology Corp 7220 Datasheet HTML 79Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 303 page
background image
2-48
7220 Group User’s Manual
FUNCTIONAL DESCRIPTION
2.8 Multi-master I2C-BUS interface
I C address register
b7
b0
SAD6 SAD5 SAD4 SAD3 SAD2 SAD1 SAD0 RBW
Noise
elimination
circuit
Serial
data
(SDA)
Address comparator
b7
I C data shift register
b0
Data
control
circuit
System clock
(
φ)
Interrupt
generating
circuit
Interrupt
request signal
(IICIRQ)
b7
MST TRX BB
PIN
AL AAS AD0 LRB
b0
I C status
register
S1
b7
b0
BSEL1 BSEL0
10BIT
SAD
ALS
BC2 BC1 BC0
S1D
Bit counter
BB
circuit
Clock
control
circuit
Noise
elimination
circuit
Serial
clock
(SCL)
b7
b0
ACK
ACK
BIT
FAST
MODE
CCR4 CCR3 CCR2 CCR1 CCR0
Internal data bus
Clock division
S0
S2
S0D
AL
circuit
ESO
2
2
I C clock control register
2
2
I C control register
2
Fig. 2.8.1 Block diagram of multi-masteer I2C-BUS interface
2.8.1 Construction of multi-master I2C-BUS interface
The multi-master I2C-BUS interface consists of the following :
q I2C address register
q I2C data shift register
q I2C clock control register
q I2C control register
q I2C status register
q Other control circuits
The data transfer with the internal CPU is performed via data bus, the data transfer with an external device
is performed via ports P11–P14. When using multi-master I2C-BUS interface, these ports P11–P14 are
assigned to the following functions.
q P11: Multi-master I2C-BUS interface Synchronous clock input/output pin 1 (SCL1)
q P12: Multi-master I2C-BUS interface Synchronous clock input/output pin 2 (SCL2)
q P13: Multi-master I2C-BUS interface data input/output pin 1 (SDA1)
q P14: Multi-master I2C-BUS interface data input/output pin 2 (SDA2)
The shift clock to determine the transfer speed of serial data is selected by the I2C clock control register
(refer to “Figure 2.8.4”).
A serial data and a serial clock is referred as “SDA,” “SCL” respectively, hereafter.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com