поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

TMP93CS41 датащи(PDF) 113 Page - Toshiba Semiconductor

номер детали TMP93CS41
подробное описание детали  CMOS 16-Bit Microcontroller
PDF  248 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS41 датащи(HTML) 113 Page - Toshiba Semiconductor

Back Button TMP93CS41 Datasheet HTML 109Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 110Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 111Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 112Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 113Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 114Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 115Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 116Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 117Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 248 page
background image
TMP93CS40/TMP93CS41
20004-02-10
93CS40-111
(4) 8-bit PWM output mode
This mode is valid only for timer 0. In this mode, the maximum 8-bit resolution of the
PWM pulse can be output.
The PWM pulse is output to the TO1 pin (also used as P71) when using timer 0. Timer 1
can also be used as an 8-bit timer.
Timer output is inverted when the up counter (UC0) matches the set value of timer
register TREG0, or when 2n
− 1 (n = 6, 7, or 8; specified by TMOD<PWMM1:0>) counter
overflow occurs. Up counter UC0 is cleared when 2n
− 1 counter overflow occurs.
To use this PWM mode, the following conditions must be satisfied.
(Set value of timer register) < (Set value of 2n
− 1 counter overflow)
(Set value of timer register)
≠ 0
Figure 3.7.13 8-Bit PWM Waveforms
Figure 3.7.14 shows the block diagram of operations in this mode.
Figure 3.7.14 Block Diagram of Operations in 8-Bit PWM Mode
TI0
φT1
φT4
φT16
Selector
8-bit up counter
(UC 0)
TMOD<T0CLK1:0>
TO1
Shift trigger
TFFCR<DBEN>
Selector
TREG0-WR
Comparator
TREG0
Register buffer
Internal data bus
Inversion
INTT 0
2
n
− 1
overflow
control
Overflow
TFF1
TMOD
<T10M1:0>
= 11
TMOD
<PWMM1:0>
TFFCR
<TFF1C1:0,
TFF1IE>
TRUN<T0RUN>
Clear
2
n
− 1
overflow
(Interrupt INTT0)
TO1
出力
(PWM cycle)
tPWM
TREG0 and
UC0 match



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com