поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMP93CS41 датащи(PDF) 111 Page - Toshiba Semiconductor

номер детали TMP93CS41
подробное описание детали  CMOS 16-Bit Microcontroller
PDF  248 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TOSHIBA [Toshiba Semiconductor]
домашняя страница  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMP93CS41 датащи(HTML) 111 Page - Toshiba Semiconductor

Back Button TMP93CS41 Datasheet HTML 107Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 108Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 109Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 110Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 111Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 112Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 113Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 114Page - Toshiba Semiconductor TMP93CS41 Datasheet HTML 115Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 248 page
background image
TMP93CS40/TMP93CS41
20004-02-10
93CS40-109
In this mode, a programmable square wave is generated by inverting the timer output
each time the 8-bit up counter (UC0) matches the timer registers TREG0 and TREG1.
However, it is necessary for the set value of TREG0 to be smaller than that of TREG1.
Though the up counter (UC1) of timer 1 is not used in this mode, UC1 should be set for
counting by setting TRUN<T1RUN> to “1”.
Figure 3.7.11 shows the block diagram for this mode.
Figure 3.7.11 Block Diagram of 8-Bit PPG Output Mode
When the double buffer of TREG0 is enabled in this mode, the value of the register buffer
will be shifted in TREG0 each time TREG1 matches UC0.
Use of the double buffer makes the handling of low duty waves easy (when duty is
varied).
Figure 3.7.12 Operation of Register Buffer
Match with TREG0
and up counter 0
Match with TREG1
TREG0
(Value to be compared)
Register buffer
(Up counter
= Q1)
TREG 0 (Register buffer)
write
Q2
(Up counter
= Q2)
Shift from register buffer
Q3
Q1
Q2
TI0 pin
φT1
φT4
φT16
TMOD<T0CLK1:0>
Selector
TRUN<T0RUN>
TREG0-WR
8-bit
up counter (UC0)
TFF1
Inversion
TO1
TFFCR
<TFF1C1:0, TFF1IE>
Selector
Shift trigger
TFFCR<DBEN>
Comparator
TREG0
Register buffer
Comparator
TREG1
INTT1
Internal data bus
INTT0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com