поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9927BBCZ датащи(PDF) 19 Page - Analog Devices

номер детали AD9927BBCZ
подробное описание детали  14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9927BBCZ датащи(HTML) 19 Page - Analog Devices

Back Button AD9927BBCZ Datasheet HTML 15Page - Analog Devices AD9927BBCZ Datasheet HTML 16Page - Analog Devices AD9927BBCZ Datasheet HTML 17Page - Analog Devices AD9927BBCZ Datasheet HTML 18Page - Analog Devices AD9927BBCZ Datasheet HTML 19Page - Analog Devices AD9927BBCZ Datasheet HTML 20Page - Analog Devices AD9927BBCZ Datasheet HTML 21Page - Analog Devices AD9927BBCZ Datasheet HTML 22Page - Analog Devices AD9927BBCZ Datasheet HTML 23Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 100 page
background image
AD9927
Rev. 0 | Page 19 of 100
P[0]
P[64] = P[0]
PIXEL
PERIOD
P[16]
P[32]
P[48]
DOUT
DCLK
tOD
NOTES
1. DATA OUTPUT (DOUT) AND DCLK PHASE ARE ADJUSTABLE WITH RESPECT TO THE PIXEL PERIOD.
2. WITHIN ONE CLOCK PERIOD, THE DATA TRANSITION CAN BE PROGRAMMED TO 64 DIFFERENT LOCATIONS.
3. DCLK CAN BE INVERTED WITH RESPECT TO DOUT BY USING THE DCLKINV REGISTER.
Figure 21. Digital Output Phase Adjustment Using DOUTPHASEP Register
NOTES
1. TIMING VALUES SHOWN ARE SHDLOC = 0, WITH DCLKMODE = 0.
2. HIGHER VALUES OF SHD AND/OR DOUT PHASE SHIFTS DOUT TRANSITION TO THE RIGHT, WITH RESPECT TO CLI LOCATION.
3. RECOMMENDED VALUE FOR DOUT PHASE IS TO USE SHPLOC OR UP TO 15 EDGES FOLLOWING SHPLOC.
DCLK
DOUT
CCDIN
CLI
SHD
(INTERNAL)
ADC DOUT
(INTERNAL)
NN + 2
N+ 1
N+ 3
N+ 13
N+ 12
N+ 11
N+ 10
N+ 9
N+8
N+ 7
N+ 6
N+ 5
N+ 4
N+14
SAMPLE PIXEL N
N+ 16
N+ 17
N+ 15
N– 14
N–4
N– 5
N– 6
N–7
N– 8
N– 9
N– 10
N–11
N– 12
N– 13
N–3
N – 2
N–1
N
N+ 1
N–15
N– 16
N– 17
tCLIDLY
PIPELINE LATENCY = 16 CYCLES
N–14
N– 4
N– 5
N–6
N– 7
N–8
N–9
N– 10
N–11
N– 12
N– 13
N–3
N – 2
N–1
N
N+ 1
N– 15
N–16
N–17
tDOUTINH
Figure 22. Digital Data Output Pipeline Delay



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com