поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9927BBCZ датащи(PDF) 18 Page - Analog Devices

номер детали AD9927BBCZ
подробное описание детали  14-Bit CCD Signal Processor with V-Driver and Precision TimingTM Generator
PDF  100 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9927BBCZ датащи(HTML) 18 Page - Analog Devices

Back Button AD9927BBCZ Datasheet HTML 14Page - Analog Devices AD9927BBCZ Datasheet HTML 15Page - Analog Devices AD9927BBCZ Datasheet HTML 16Page - Analog Devices AD9927BBCZ Datasheet HTML 17Page - Analog Devices AD9927BBCZ Datasheet HTML 18Page - Analog Devices AD9927BBCZ Datasheet HTML 19Page - Analog Devices AD9927BBCZ Datasheet HTML 20Page - Analog Devices AD9927BBCZ Datasheet HTML 21Page - Analog Devices AD9927BBCZ Datasheet HTML 22Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 100 page
background image
AD9927
Rev. 0 | Page 18 of 100
H1 TO H8 PROGRAMMABLE EDGES:
1H1 RISING EDGE.
2H1 FALLING EDGE.
3H5 RISING EDGE.
4H5 FALLING EDGE.
H1, H3
H2, H4
H5, H7
H6, H8
12
34
Figure 19. HCLK Mode 3 Operation
P[0]
PIXEL
PERIOD
RG
HL
P[64] = P[0]
CCD
SIGNAL
P[32]
P[16]
P[48]
NOTES
1. ALL SIGNAL EDGES ARE FULLY PROGRAMMABLE TO ANY OF THE 64 POSITIONS WITHIN ONE PIXEL PERIOD.
DEFAULT POSITIONS FOR EACH SIGNAL ARE SHOWN. HCLK MODE 1 IS SHOWN.
2. CONNECT H1, H3, H5, AND H7 TOGETHER AND H2, H4, H6, AND H8 TOGETHER FOR MAXIMUM DRIVE STRENGTH.
POSITION
H2, H4, H6, H8
RGr[0]
RGf[16]
HLr[0]
HLf[32]
H1, H3, H5, H7
H1r[0]
H1f[32]
SHP[32]
tS1
SHD[0]
Figure 20. High Speed Timing Default Locations
Digital Data Outputs
The AD9927 data output and DCLK phase are programmable
using the DOUTPHASE registers (Address 0x38, Bits [11:0]).
DOUTPHASEP (Bits [5:0]) selects any edge location from 0 to
63, as shown in Figure 21. DOUTPHASEN (Bits [11:6]) does
not actually program the phase of the data outputs but is used
internally and should always be programmed to a value of
DOUTPHASEP plus 32 edges. For example, if DOUTPHASEP
is set to 0, DOUTPHASEN should be set to 32 (0x20).
Normally, the DOUT and DCLK signals track in phase, based
on the contents of the DOUTPHASE registers. The DCLK output
phase can also be held fixed with respect to the data outputs by
changing the DCLKMODE register high (Address 0x38, Bit [12]).
In this mode, the DCLK output remains at a fixed phase equal
to a delayed version of CLI while the data output phase is still
programmable.
The pipeline delay through the AD9927 is shown in Figure 22.
After the CCD input is sampled by SHD, there is a 16-cycle
delay until the data is available.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com