DA16200 datasheet(76/154 Pages) RENESAS

номер детали	DA16200

подробное описание детали	Ultra Low Power Wi-Fi SoC

PDF	154 Pages

Scroll/Zoom	100%

производитель	RENESAS [Renesas Technology Corp]

домашняя страница	http://www.renesas.com

Logo

76 / 154 page

DA16200

Ultra Low Power Wi-Fi SoC

Datasheet

Revision 3.6

04-Jan-2023

CFR0011-120-00

76 of 153

9.11.1

Timing Diagram

Table 58 shows the relation between the internal bus clock and PWM output wave patterns.

Figure 55 shows the conversion timing diagram. a and b can be adjusted through the register setting,

and PWM wave patterns vary depending on the ratio. a controls the high width of pulses (nCycle

High), while b controls the general cycle (nCycle Period).

PWM

BUS CLK

Figure 55: PWM Timing Diagram

Table 58: PWM Timing Diagram Description

Time

Description

Bus Clock Period × (nCycle High + 1)

Bus Clock Period × (nCycle Period + 1)

9.12 Debug Interface

DA16200 supports both IEEE Standard 1149.1 JTAG (5-wire) and the low-pin-count Arm SWD (2-

wire, TCLK/TMS) debug interfaces. The SWD protocol provides the same debug features as JTAG.

The JTAG port is an IEEE standard that defines a test access port (TAP) and boundary scan

architecture for digital integrated circuits and provides a standardized serial interface to control the

associated test logic. For detailed information on the operation of the JTAG port and TAP controller,

see Ref. [5].

Figure 56 shows the JTAG timing diagram.

Figure 56: JTAG Timing Diagram

DA16200 датащи(PDF) 76 Page - Renesas Technology Corp