DA16200 datasheet(61/154 Pages) RENESAS

номер детали	DA16200

подробное описание детали	Ultra Low Power Wi-Fi SoC

PDF	154 Pages

Scroll/Zoom	100%

производитель	RENESAS [Renesas Technology Corp]

домашняя страница	http://www.renesas.com

Logo

61 / 154 page

DA16200

Ultra Low Power Wi-Fi SoC

Datasheet

Revision 3.6

04-Jan-2023

CFR0011-120-00

61 of 153

DA16200

I2C_CLK

I2C_SDA

VDD_IO

Figure 35: I2C Pull-up Resistor

Pull-up resistor values may vary based on the board layout.

9.6

SD/eMMC

The SD/eMMC host interface of the DA16200 provides access to SD or eMMC memory cards. The

SD/eMMC host interface supports a 4-bit data bus with a maximum clock rate of 48 MHz giving a

maximum data rate of 24 MB/s (192 Mbps).

The SD/eMMC pin mux condition is defined in Table 46.

Table 46: SD/eMMC Master Pin Configuration

Pin Name

Pin Number

I/O

Function Name

QFN

fcCSP

GPIOA4

I/O

SD/eMMC_CMD

GPIOA5

SD/eMMC_CLK

GPIOA9

I/O

SD/eMMC_D0

GPIOA8

I/O

SD/eMMC_D1

GPIOA7

I/O

SD/eMMC_D2

GPIOA6

I/O

SD/eMMC_D3

GPIOA10

SD/eMMC_WRP

GPIOA1

9.6.1

Block Diagram

Figure 36 shows the block diagram of the SD/eMMC host interface including the control register,

clock control, command/response pipe, data pipe, and AHB master interface blocks.

DA16200 датащи(PDF) 61 Page - Renesas Technology Corp

DA16200 датащи(HTML) 61 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL