 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
LP87702 датащи(PDF) 65 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LP87702 датащи(HTML) 65 Page - Texas Instruments |
|
|
65 / 98 page  Table 7-40. WD_CTRL_2 Register Field Descriptions (continued) Bit Field Type Reset Description 2 WDI_PD R/W 0h Selects the pull down resistor on the WDI pin: 0 – Pull-down resistor is disabled 1 – Pull-down resistor is enabled (Default from OTP memory) 1 WDR_POL R/W 0h Watchdog reset output (WDR) polarity select 0 – Active high 1 – Active low (Default from OTP memory) 0 WDR_OD R/W 1h Watchdog reset output (WDR) signal type 0 – Push-pull output (VANA level) 1 – Open-drain output (Default from OTP memory) 7.6.1.1.31 WD_STATUS Register (Offset = 1Eh) [reset = 0h] WD_STATUS is shown in Figure 7-49 and described in Table 7-41. Return to Table 7-9. Figure 7-49. WD_STATUS Register 7 6 5 4 3 2 1 0 RESERVED WD_CLR_SYS TEM_RESTART _FLAG WD_SYSTEM_ RESTART_FLA G WD_CLR_RES ET_CNTR WD_RESET_CNTR_STATUS R/W-0h R-0h R-0h R-0h R-0h Table 7-41. WD_STATUS Register Field Descriptions Bit Field Type Reset Description 7-5 RESERVED R/W 0h 4 WD_CLR_SYSTEM_RES TART_FLAG R 0h Clear bit for WD_SYSTEM_RESTART_FLAG. Write 1 to generate a clear pulse. Reg bit value returns to 0 after clearing is finished. 3 WD_SYSTEM_RESTART _FLAG R 0h Watchdog requested system restart has occurred. Can be cleared by writing WD_CLR_SYSTEM_RESTART_FLAG bit 1. 2 WD_CLR_RESET_CNTR R 0h Watchdog reset counter clear. Write 1 to generate a clear pulse. 1-0 WD_RESET_CNTR_STAT US R 0h Current status of watchdog reset counter. 7.6.1.1.32 RESET Register (Offset = 1Fh) [reset = 0h] RESET is shown in Figure 7-50 and described in Table 7-42. Return to Table 7-9. Figure 7-50. RESET Register 7 6 5 4 3 2 1 0 RESERVED SW_RESET R/W-0h R-0h Table 7-42. RESET Register Field Descriptions Bit Field Type Reset Description 7-1 RESERVED R/W 0h 0 SW_RESET R 0h Software commanded reset. When written to 1, the registers will be reset to default values and OTP memory is read. The bit is automatically cleared. www.ti.com LP87702 SNVSBU3 – MARCH 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 65 Product Folder Links: LP87702 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
