| поискавой системы для электроныых деталей |
|
LP87702 датащи(PDF) 55 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LP87702 датащи(HTML) 55 Page - Texas Instruments |
|
55 / 98 page ![]() Table 7-27. GPO_CONTROL_2 Register Field Descriptions (continued) Bit Field Type Reset Description 2-1 GPO2_EN_PIN_CTRL R/W 1h Control for GPO2 output: 0x0 – only GPO2_OUT bit controls GPO2 0x1 – GPO2_OUT bit AND EN1 pin control GPO2 0x2 – GPO2_OUT bit AND EN2 pin control GPO2 0x3 – GPO2_OUT bit AND EN3 pin control GPO2 (Default from OTP memory) 0 GPO2_OUT R/W 0h Control for GPO2 signal (when configured to GPO2): 0 – Logic low level 1 – Logic high level (Default from OTP memory) 7.6.1.1.18 CONFIG Register (Offset = 11h) [reset = 3Ch] CONFIG is shown in Figure 7-36 and described in Table 7-28. Return to Table 7-9. Figure 7-36. CONFIG Register 7 6 5 4 3 2 1 0 STARTUP_DEL AY_SEL SHUTDOWN_D ELAY_SEL CLKIN_PD EN3_PD EN2_PD EN1_PD TDIE_WARN_L EVEL EN_SPREAD_ SPEC R/W-0h R/W-0h R/W-1h R/W-1h R/W-1h R/W-1h R/W-0h R/W-0h Table 7-28. CONFIG Register Field Descriptions Bit Field Type Reset Description 7 STARTUP_DELAY_SEL R/W 0h Startup delays from control signal: 0 – 0 ms – 7.5 ms with 0.5ms steps 1 – 0ms – 15ms with 1ms steps (Default from OTP memory) 6 SHUTDOWN_DELAY_SE L R/W 0h Shutdown delays from from signal: 0 – 0ms – 7.5ms with 0.5ms steps 1 – 0ms – 15ms with 1ms steps (Default from OTP memory) 5 CLKIN_PD R/W 1h Selects the pull down resistor on the CLKIN input pin. 0 – Pull-down resistor is disabled. 1 – Pull-down resistor is enabled. (Default from OTP memory) 4 EN3_PD R/W 1h Selects the pull down resistor on the EN3 pin: 0 – Pull-down resistor is disabled 1 – Pull-down resistor is enabled (Default from OTP memory) 3 EN2_PD R/W 1h Selects the pull down resistor on the EN2 pin: 0 – Pull-down resistor is disabled 1 – Pull-down resistor is enabled (Default from OTP memory) 2 EN1_PD R/W 1h Selects the pull down resistor on the EN1 pin: 0 – Pull-down resistor is disabled 1 – Pull-down resistor is enabled (Default from OTP memory) 1 TDIE_WARN_LEVEL R/W 0h Thermal warning threshold level. 0 – 125°C 1 – 140°C. (Default from OTP memory) 0 EN_SPREAD_SPEC R/W 0h Enable spread spectrum feature for Buck and Boost converters. 0 – Disabled 1 – Enabled (Default from OTP memory) www.ti.com LP87702 SNVSBU3 – MARCH 2021 Copyright © 2021 Texas Instruments Incorporated Submit Document Feedback 55 Product Folder Links: LP87702 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |