FXOS8700CQ datasheet(71/86 Pages) FREESCALE

71 / 86 page

Sensors

Freescale Semiconductor, Inc.

9.16.3

M_THS_X_MSB (0x54), M_THS_X_LSB (0x55), M_THS_Y_MSB (0x56), M_THS_Y_LSB

(0x57), M_THS_Z_MSB (0x58), M_THS_Z_LSB (0x59) registers

The M_THS_X/Y/Z registers contain the unsigned 15-bit magnetic thresholds used by the magnetic threshold function. Each

μT/LSB. The thresholds are evaluated after the magnetic data has been adjusted by the offset

value stored in the M_OFF_X/Y/Z registers when M_CTRL_REG3[m_raw] = 0.

m_ths_xhp

X-high event polarity flag.

0: X event detected was positive polarity

1: X event detected was negative polarity.

This bit always reads zero if the m_ths_xefe control bit is set to zero

m_ths_dbcntm

m_ths_x[14:8]

0b0000000

Figure 115. M_THS_X_MSB register

Table 90. M_THS_X_MSB bit descriptions

Field

Description

m_ths_dbcntm

The m_ths_dbcntm bit configures the way in which the debounce counter is reset when the magnetic event of interest is

momentarily not true.

When m_ths_dbcntm = 1, the debounce counter is cleared to 0 whenever the magnetic event of interest is no longer true.

When m_ths_dbcntm = 0, the debounce counter is decremented by 1 whenever the magnetic event of interest is no

longer true.

m_ths_x[14:8]

Upper 7 bits of the 15-bit unsigned X-axis magnetic threshold.

m_ths_x[7:0]

0b00000000

Figure 116. M_THS_X_LSB register

—

m_ths_y[14:8]

0b0000000

Figure 117. M_THS_Y_MSB register

m_ths_y[7:0]

0b00000000

Figure 118. M_THS_Y_LSB register

N/A

m_ths_z[14:8]

0b0000000

Figure 119. M_THS_Z_MSB register

Table 89. M_THS_SRC bit descriptions

FXOS8700CQ датащи(PDF) 71 Page - Freescale Semiconductor, Inc

FXOS8700CQ датащи(HTML) 71 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

датащи скачать

ссылки URL