FXOS8700CQ datasheet(37/86 Pages) FREESCALE

37 / 86 page

Sensors

Freescale Semiconductor, Inc.

Please note that when the device is operated in hybrid mode, the effective ODR is half of what is selected in CTRL_REG1[dr].

For example, with ODR = 800 Hz and the device set to hybrid mode, the ASLP_COUNT time step becomes 640 ms.

If the FIFO_GATE bit is set to logic ‘1’, the assertion of the SRC_ASLP interrupt does not prevent the system from transitioning to Sleep or from Wake mode;

instead it prevents the FIFO buffer from accepting new sample data until the host application flushes the FIFO buffer.

The interrupt sources listed in Table 33 affect the auto-sleep, return to sleep and wake from sleep mechanism only if they have

been previously enabled. The functional block event flags that are bypassed while the system is in Auto-Sleep mode are

temporary disabled (see CTRL_REG3 register for more information) and are automatically re-enabled when the device returns

from Auto-Sleep mode (i.e. wakes up), except for the data ready function.

If any of the interrupt sources listed under the Return-to-Sleep column is asserted before the sleep counter reaches the value

specified in ASLP_COUNT, then all sleep mode transitions are terminated and the internal sleep counter is reset. If none of the

interrupts listed under the Return-to-Sleep column are asserted within the time limit specified by the ASLP_COUNT register, the

system will transition to the Sleep mode and use the ODR value specified in CTRL_REG1[aslp_rate].

aslp_cnt[7:0]

0b00000000

Figure 24. ASLP_COUNT register

Table 31. ASLP_COUNT bit description

Field

Description

aslp_cnt[7:0]

See Table 31 for details

Table 32. ASLP_COUNT relationship with ODR

Output Data Rate (ODR)

Duration (s)

ODR time step (ms)

ASLP_COUNT step (ms)

800

0 to 81

1.25

320

400

0 to 81

2.5

320

200

0 to 81

320

100

0 to 81

320

0 to 81

320

12.5

0 to 81

320

6.25

0 to 81

160

320

1.56

0 to 163

640

Table 33. Sleep/Wake mode gates and triggers

Interrupt source

Event restarts time and

delays Return-to-Sleep

Event will Wake-from-Sleep

SRC_FIFO

Yes

SRC_TRANS

Yes

SRC_LNDPRT

Yes

SRC_PULSE

Yes

SRC_FFMT

Yes

SRC_ASLP

No*

SRC_Mag

Yes

SRC_DRDY

SRC_AVECM

Yes

SRC_MVECM

Yes

SRC_MTHS

Yes

FXOS8700CQ датащи(PDF) 37 Page - Freescale Semiconductor, Inc

FXOS8700CQ датащи(HTML) 37 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

датащи скачать

ссылки URL