FXOS8700CQ datasheet(5/86 Pages) FREESCALE

5 / 86 page

Sensors

Freescale Semiconductor, Inc.

Pin Description

Figure 2. Pinout diagram

Device power is supplied through the VDD pin. Power supply decoupling capacitors (100 nF ceramic plus 4.7

μF bulk) should be

placed as close as possible to pin 14 of the device. The digital interface supply voltage (VDDIO) should be decoupled with a

100 nF ceramic capacitor placed as close as possible to pin 1 of the device.

The digital control signals SCL, SDA, SA0, SA1, and RST are not tolerant of voltages more than VDDIO + 0.3V. If VDDIO is

removed, these pins will clamp any logic signals through their internal ESD protection diodes.

Table 1. Pin Description

Name

Function

VDDIO

Interface power supply

BYP

Internal regulator output bypass capacitor connection

Reserved

Test reserved, connect to GND

4SCL/SCLK

I2C Serial Clock/SPI Clock

GND

Ground

6SDA/MOSI

I2C Serial Data/SPI Master Out, Slave In

SA0/MISO

I2C address selection bit 0(1)/SPI Master In, Slave Out

1. See Table 9 for I2C address options selectable using the SA0 and SA1 pins.

Crst

Magnetic reset cap

INT2

Interrupt 2

SA1/CS_B

I2C address selection bit 1(1)/SPI Chip Select (active low)

INT1

Interrupt 1

GND

Ground

Reserved

Test reserved, connect to GND

VDD

Power supply

N/C

Internally not connected

RST

Reset input, active high. Connect to GND if unused

VDDIO

BYP

Reserved

SCL/SCLK

GND

Reserved

GND

INT1

SA1/CS_B

INT2

Top View

16 Lead QFN-COL

3 mm by 3 mm by 1.2 mm

FXOS8700CQ

FXOS8700CQ датащи(PDF) 5 Page - Freescale Semiconductor, Inc

FXOS8700CQ датащи(HTML) 5 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

датащи скачать

ссылки URL