поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MAC7200 датащи(PDF) 119 Page - Freescale Semiconductor, Inc

номер детали MAC7200
подробное описание детали  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 датащи(HTML) 119 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 115Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 116Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 117Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 118Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 119Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 120Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 121Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 122Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 123Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 119 / 976 page
background image
Detailed Signal Descriptions
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
41
Serial Peripheral Interface B (DSPI_B). It can be configured to wake the system out of low-power mode
(DOZE) when an external signal is applied using the interrupt functionality.
4.3.10
PA[9] / DATA[9] / PCS[3] / NEX1EVTI — Port A I/O Pin, External
Databus, DSPI_B and Nexus Primary
PA[9] is a configurable general purpose input or output pin. It can be independently configured to provide
either high or reduced output drive, and also to enable or disable either a pull-up or pull-down resistor on
the pin. The pin is multiplexed in Primary Peripheral mode with the external Data bus line DATA[9]. In
Secondary Peripheral mode, it can be configured as a chip select pin PCS[3] when in Master mode for the
Serial Peripheral Interface B (DSPI_B). It can be configured to wake the system out of low-power mode
(DOZE) when an external signal is applied using the interrupt functionality. When the Nexus Primary Port
is selected and active, this pin is used as the Event In input.
4.3.11
PA[10:15] / DATA[10:15] — Port A I/O Pins and external Databus
PA[10] to PA[15] are configurable general purpose input or output pins. They can be independently
configured to provide either high or reduced output drive, and also to enable or disable either a pull-up or
pull-down resistor on the pin. The pin is multiplexed with the external Data bus lines DATA[10] to
DATA[15]. Each pin can be independently configured to wake the system out of low-power mode (DOZE)
when an external signal is applied using the interrupt functionality.
4.3.12
PB[0] / SDA / NEX1MCKO — Port B I/O Pin, IIC and Nexus Primary
PB[0] is a configurable general purpose input or output pin. It can be configured to provide either high or
reduced output drive, to enable or disable either a pull-up or pull-down resistor on the pin or to provide
either an open drain or push-pull pad. The port pin is multiplexed with the bidirectional IIC serial data pin.
It can be configured to wake the system out of low-power mode (DOZE) when an external signal is applied
using the interrupt functionality. When the Nexus Primary Port is selected and active, this pin is used as
the Nexus Clock output.
4.3.13
PB[1] / SCL / NEX1EVTO — Port B I/O Pin, IIC and Nexus Primary
PB[1] is a configurable general purpose input or output pin. It can be configured to provide either high or
reduced output drive, to enable or disable either a pull-up or pull-down resistor on the pin or to provide
either an open drain or push-pull pad. The port pin is multiplexed with the bidirectional IIC serial clock
pin used to provide the time base for transfers. It can be configured to wake the system out of low-power
mode (DOZE) when an external signal is applied using the interrupt functionality. When the Nexus
Primary Port is selected and active, this pin is used as the Nexus Event Out output.
4.3.14
PB[2] / SIN_A / NEX1MSEO — Port B I/O Pin, DSPI_A and Nexus
Primary
PB[2] is a configurable general purpose input or output pin. It can be configured to provide either high or
reduced output drive, to enable or disable either a pull-up or pull-down resistor on the pin or to provide



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com