поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MAC7200 датащи(PDF) 72 Page - Freescale Semiconductor, Inc

номер детали MAC7200
подробное описание детали  MAC7200 Microcontroller Family Reference Manual
PDF  976 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MAC7200 датащи(HTML) 72 Page - Freescale Semiconductor, Inc

Back Button MAC7200 Datasheet HTML 68Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 69Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 70Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 71Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 72Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 73Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 74Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 75Page - Freescale Semiconductor, Inc MAC7200 Datasheet HTML 76Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 72 / 976 page
background image
Terminology
MAC7200 Microcontroller Family Reference Manual, Rev. 2
lxxii
Freescale Semiconductor
SWT
Software Watchdog Timer
SYSCLK
System clock (fSYS) is the clock used by the core CPU (peripherals operate at fSYS ÷ 2)
Time Quantum
This is equal to the Sclock period. It is the minimum time period used to compose the CAN
protocol bit timing.
Transaction
A bus transaction consists of an address transfer (address phase) and one or more data
transfer(s) (data phase).
Transfer Code
(TCODE)
Message header that identifies the number and/or size of packets to be transferred, and how
to interpret each of the packets.
Transfer Format
The combination of SCK polarity, SCK phase, data MSB/LSB first, and associated CS signal
timing during a serial transmission
Transmit or TX FIFO
First-In-First-Out buffer for transmit data
TUE
Total Unadjusted Error: difference between the expected (ideal) conversion result and the
result delivered by the ATD
UCn
Unified channel n, submodule that performs timed input or output functions supported by the
eMIOS
VCO
Voltage Controlled Oscillator
VREG
Voltage regulator
Watchpoint
A Data or Instruction Breakpoint which does not cause the processor to halt. Instead a pin is
used to signal that the condition occurred. A Watchpoint Message is also generated.
WPTA
Windowed Programmable Time Accumulation
Table ii. Terminology (Continued)
Terms
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com