MAC7200 datasheet(28/976 Pages) FREESCALE

28 / 976 page

MAC7200 Microcontroller Family Reference Manual, Rev. 2

xxviii

Freescale Semiconductor

28.2.7.10

Bus Interface ............................................................................................................541

28.2.8

Initialization/Application Information.........................................................................542

28.2.8.1

FlexCAN Initialization Sequence ............................................................................542

28.2.8.2

FlexCAN Addressing...............................................................................................543

Chapter 29

Inter-Integrated Circuit Bus Controller Module (I2C_DMA)

29.1

Introduction......................................................................................................................545

29.1.1

Block Diagram.............................................................................................................545

29.1.2

DMA Interface.............................................................................................................546

29.1.3

Features........................................................................................................................547

29.1.4

Modes of Operation .....................................................................................................548

29.2

I2C Module Implementation ............................................................................................548

29.3

External Signal Description .............................................................................................548

29.4

I2C Module Differences from MAC71xx ........................................................................548

29.4.1

Enabling the I2C Module .............................................................................................549

29.5

Memory Map/Register Definition ...................................................................................549

29.5.1

Module Memory Map..................................................................................................549

29.5.2

Register Descriptions...................................................................................................550

29.5.2.1

I2C Address Register ...............................................................................................550

29.5.2.2

I2C Frequency Divider Register ..............................................................................550

29.5.2.3

I2C Control Register ................................................................................................557

29.5.2.4

I2C Status Register...................................................................................................558

29.5.2.5

I2C Data I/O Register ..............................................................................................559

29.5.2.6

I2C Interrupt Config Register ..................................................................................560

29.6

Functional Description.....................................................................................................560

29.6.1

General.........................................................................................................................560

29.6.2

I-Bus Protocol .............................................................................................................560

29.6.2.1

START Signal ..........................................................................................................561

29.6.2.2

Slave Address Transmission ....................................................................................562

29.6.2.3

Data Transfer ...........................................................................................................562

29.6.2.4

STOP Signal ............................................................................................................562

29.6.2.5

Repeated START Signal ..........................................................................................563

29.6.2.6

Arbitration Procedure ..............................................................................................563

29.6.2.7

Clock Synchronization.............................................................................................563

29.6.2.8

Handshaking ............................................................................................................564

29.6.2.9

Clock Stretching ......................................................................................................564

29.6.3

Interrupts......................................................................................................................564

29.6.3.1

General.....................................................................................................................564

29.6.3.2

Interrupt Description................................................................................................564

29.7

Initialization/Application Information .............................................................................565

29.7.1

I2C Programming Examples ........................................................................................565

29.7.1.1

Initialization Sequence.............................................................................................565

MAC7200 датащи(PDF) 28 Page - Freescale Semiconductor, Inc

MAC7200 датащи(HTML) 28 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL