поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ATtiny43U датащи(PDF) 151 Page - ATMEL Corporation

номер детали ATtiny43U
подробное описание детали  8-bit Microcontroller with 4K Bytes In-System Programmable Flash and Boost Converter
PDF  182 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATtiny43U датащи(HTML) 151 Page - ATMEL Corporation

Back Button ATtiny43U Datasheet HTML 147Page - ATMEL Corporation ATtiny43U Datasheet HTML 148Page - ATMEL Corporation ATtiny43U Datasheet HTML 149Page - ATMEL Corporation ATtiny43U Datasheet HTML 150Page - ATMEL Corporation ATtiny43U Datasheet HTML 151Page - ATMEL Corporation ATtiny43U Datasheet HTML 152Page - ATMEL Corporation ATtiny43U Datasheet HTML 153Page - ATMEL Corporation ATtiny43U Datasheet HTML 154Page - ATMEL Corporation ATtiny43U Datasheet HTML 155Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 151 / 182 page
background image
151
8048B–AVR–03/09
1.
A: Load Command “0000 1000”.
2.
B: Load Address Low Byte, 0x00.
3.
Set OE to “0”, and BS1 to “1”. The Calibration byte can now be read at DATA.
4.
Set OE to “1”.
19.7
Serial Programming
Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while
RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-
put). See Figure 19-7 below.
Figure 19-7. Serial Programming and Verify
Note:
If clocked by internal oscillator there is no need to connect a clock source to the CLKI pin.
After RESET is set low, the Programming Enable instruction needs to be executed first before
program/erase operations can be executed
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming
operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
Low:> 2 CPU clock cycles for f
ck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
High:> 2 CPU clock cycles for f
ck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
Table 19-14. Pin Mapping Serial Programming
Symbol
Pins
I/O
Description
MOSI
PB4
I
Serial Data in
MISO
PB5
O
Serial Data out
SCK
PB6
I
Serial Clock
VCC
GND
SCK
MISO
MOSI
RESET/PA7
+1.8 - 5.5V
PB4
PB5
PB6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com