поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ADC3683 датащи(PDF) 64 Page - Texas Instruments

Click here to check the latest version.
номер детали ADC3683
подробное описание детали  ADC3683-SP Space Grade 18-Bit 1 to 65MSPS, Low Noise, Ultra-low Power Dual Channel ADC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

ADC3683 датащи(HTML) 64 Page - Texas Instruments

Back Button ADC3683 Datasheet HTML 60Page - Texas Instruments ADC3683 Datasheet HTML 61Page - Texas Instruments ADC3683 Datasheet HTML 62Page - Texas Instruments ADC3683 Datasheet HTML 63Page - Texas Instruments ADC3683 Datasheet HTML 64Page - Texas Instruments ADC3683 Datasheet HTML 65Page - Texas Instruments ADC3683 Datasheet HTML 66Page - Texas Instruments ADC3683 Datasheet HTML 67Page - Texas Instruments ADC3683 Datasheet HTML 68Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 70 page
background image
Figure 9-21. Register 0x2E
7
6
5
4
3
2
1
0
0
0
0
OP ORDER B
Q-DEL B
FS/4 MIX PH B
0
0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-25. Register 0x2E Field Descriptions
Bit
Field
Type
Reset
Description
7-5
0
R/W
0
Must write 0
4
OP ORDER B
R/W
0
Swaps the I and Q output order for channel B. See Table 9-23
for recommended settings. Only used with complex decimation.
Set to 0 with real decimation.
0: Output order is I[n], Q[n]
1: Output order is swapped: Q[n], I[n]
3
Q-DEL B
R/W
0
This delays the Q-sample output of channel B by one. See
Table 9-23 for recommended settings. Only used with complex
decimation. Set to 0 with real decimation.
0: Output order is I[n], Q[n]
1: Q-sample is delayed by 1 sample: I[n], Q[n+1], I[n+1], Q[n+2]
2
FS/4 MIX PH B
R/W
0
Inverts the mixer phase for channel B when using FS/4 mixer.
0: Mixer phase is non-inverted
1: Mixer phase is inverted
1-0
0
R/W
0
Must write 0
Figure 9-22. Register 0x31, 32, 33, 34
7
6
5
4
3
2
1
0
NCO B [7:0]
NCO B [15:8]
NCO B [23:16]
NCO B [31:24]
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-26. Register 0x31, 32, 33, 34 Field Descriptions
Bit
Field
Type
Reset
Description
7-0
NCO B [31:0]
R/W
0
Sets the 32 bit NCO value for decimation filter channel B. The
NCO value is fNCO× 232 / FS.
In real decimation mode, these registers are automatically set to
0.
Figure 9-23. Register 0x39..0x60
7
6
5
4
3
2
1
0
OUTPUT BIT MAPPER CHA
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
Table 9-27. Register 0x39..0x60 Field Descriptions
Bit
Field
Type
Reset
Description
7-0
OUTPUT BIT MAPPER CHA
R/W
0
These registers are used to reorder the output data bus. See the
Section 7.3.5.3 on how to program it.
ADC3683-SP
SBASAB5 – MARCH 2024
www.ti.com
64
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: ADC3683-SP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com