ADC3683 datasheet(15/70 Pages) TI1

15 / 70 page

7 Detailed Description

7.1 Overview

The ADC3683-SP is a low noise, ultra-low power 18-bit high-speed dual channel ADC family supporting

sampling rates up to 65MSPS. It offers DC precision together with IF sampling support which makes it designed

for a wide range of applications. The device is equipped with an internal reference option, but it also supports the

use of an external, high precision 1.6V reference or an external 1.2V reference which is buffered and gained up

internally. Because of the inherent low latency architecture, the digital output result is available after only one or

two clock cycles depending on the digital output interface.

An optional programmable digital down converter enables external anti-alias filter relaxation as well as output

data rate reduction. The digital filter provides a 32-bit programmable NCO and supports both real or complex

decimation.

The ADC3683-SP uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of

digital interconnects. The device supports a two-lane (2-wire), a one-lane (1-wire) and a half-lane (1/2-wire)

option. The device includes a digital output formatter which supports output resolutions from 14 to 20-bit.

The device features and control options can be set up either through pin configurations or via SPI register writes.

7.2 Functional Block Diagram

Control

AIN

CLK

VREF

ADC

18bit

1.2V REF

REFBUF

Digital Downconverter

NCO

BIN

ADC

18bit

NCO

0.95V

VCM

DB0/1

DCLKIN

DCLK

FCLK

DA0/1

Dig I/F

SLVDS

Crosspoint

Switch

www.ti.com

ADC3683-SP

SBASAB5 – MARCH 2024

Submit Document Feedback

Product Folder Links: ADC3683-SP

ADC3683 датащи(PDF) 15 Page - Texas Instruments

ADC3683 датащи(HTML) 15 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

датащи скачать

ссылки URL