поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

ADC3683 датащи(PDF) 40 Page - Texas Instruments

Click here to check the latest version.
номер детали ADC3683
подробное описание детали  ADC3683-SP Space Grade 18-Bit 1 to 65MSPS, Low Noise, Ultra-low Power Dual Channel ADC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

ADC3683 датащи(HTML) 40 Page - Texas Instruments

Back Button ADC3683 Datasheet HTML 36Page - Texas Instruments ADC3683 Datasheet HTML 37Page - Texas Instruments ADC3683 Datasheet HTML 38Page - Texas Instruments ADC3683 Datasheet HTML 39Page - Texas Instruments ADC3683 Datasheet HTML 40Page - Texas Instruments ADC3683 Datasheet HTML 41Page - Texas Instruments ADC3683 Datasheet HTML 42Page - Texas Instruments ADC3683 Datasheet HTML 43Page - Texas Instruments ADC3683 Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 70 page
background image
7.4 Device Functional Modes
7.4.1 Normal Operation
In normal operating mode, the entire ADC full-scale range gets converted to a digital output with 18-bit
resolution.
7.4.2 Power Down Options
A global power down mode can be enabled via SPI as well as using the power down pin (PDN/SYNC). There
is an internal pull-down 21kΩ resistor on the PDN/SYNC input pin and the pin is active high, so the pin must be
pulled high externally to enter global power down mode.
The SPI register map provides the capability to enable or disable individual blocks directly or via PDN pin mask.
The trade off power consumption vs wake up time as shown in Table 7-10.
AIN
CLK
VREF
1.2V REF
REFBUF
Digital Downconverter
Dig I/F
ADC
N
NCO
ADC
N
NCO
Crosspoint
Switch
BIN
Figure 7-45. Power Down Configurations
Table 7-10. Overview of Power Down Options
Function/ Register
PDN
via SPI
Mask for
Global PDN
Feature -
Default
Power
Impact
Wake-up
time
Comment
ADC
Yes
-
Enabled
Both ADC channels are included in
Global PDN automatically
Reference gain amplifier
Yes
Yes
Enabled
~ 0.4mA
~3us
Should only be powered down in power
down state.
Internal 1.2V reference
Yes
External ref
~ 1-3.5mA
~3ms
Internal or external reference selection is
available through SPI and REFBUF pin.
Clock buffer
Yes
Differential
clock
~ 1mA
n/a
Single ended clock input saves
approximately 1mA compared to
differential.
Some programmability is available
through the REFBUF pin.
Output interface drivers
Yes
-
Enabled
varies
n/a
Depending on output interface mode,
unused output drivers can be powered
down for maximum power savings
Decimation filter
Yes
-
Disabled
see electrical
table
n/a
ADC3683-SP
SBASAB5 – MARCH 2024
www.ti.com
40
Submit Document Feedback
Copyright © 2024 Texas Instruments Incorporated
Product Folder Links: ADC3683-SP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com