поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ADC3683 датащи(PDF) 47 Page - Texas Instruments

Click here to check the latest version.
номер детали ADC3683
подробное описание детали  ADC3683-SP Space Grade 18-Bit 1 to 65MSPS, Low Noise, Ultra-low Power Dual Channel ADC
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

ADC3683 датащи(HTML) 47 Page - Texas Instruments

Back Button ADC3683 Datasheet HTML 43Page - Texas Instruments ADC3683 Datasheet HTML 44Page - Texas Instruments ADC3683 Datasheet HTML 45Page - Texas Instruments ADC3683 Datasheet HTML 46Page - Texas Instruments ADC3683 Datasheet HTML 47Page - Texas Instruments ADC3683 Datasheet HTML 48Page - Texas Instruments ADC3683 Datasheet HTML 49Page - Texas Instruments ADC3683 Datasheet HTML 50Page - Texas Instruments ADC3683 Datasheet HTML 51Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 70 page
background image
8.3 Initialization Set Up
After power-up, the internal registers must be initialized to their default values through a hardware reset by
applying a high pulse on the RESET pin, as shown in Figure 8-6.
1. Apply AVDD and IOVDD (no specific sequence required). After AVDD is applied, the internal bandgap
reference powers up and settles out in approximately 2ms.
2. Configure REFBUF pin (pull high or low even if configured via SPI later on) and apply the sampling clock.
3. Apply hardware reset. After hardware reset is released, the default registers are loaded from internal fuses
and the internal power up capacitor calibration is initiated. The calibration takes approximately 200000 clock
cycles.
4. Begin programming using SPI interface.
AVDD
IOVDD
RESET
SEN
t
1
t
3
REFBUF
Ext VREF
CLK
t
2
Figure 8-6. Initialization of serial registers after power up
Table 8-5. Power-up timing
MIN
TYP
MAX
UNIT
t1
Power-on delay: delay from power up to logic level of
REFBUF pin
2
ms
t2
RESET pulse width
1
us
t3
Delay from RESET disable to SEN active
~ 200000
clock cycles
8.3.1 Register Initialization During Operation
If required, the serial interface registers can be cleared and reset to default settings during operation either:
• through a hardware reset or
• by applying a software reset. When using the serial interface, set the RESET bit (D0 in register address 0x00)
high. This setting initializes the internal registers to the default values, and then self-resets the RESET bit low.
In this case, the RESET pin is kept low.
After hardware or software reset, the wait time is also approximately 200000 clock cycles before the SPI
registers can be programmed.
www.ti.com
ADC3683-SP
SBASAB5 – MARCH 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
47
Product Folder Links: ADC3683-SP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com