поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS43131 датащи(PDF) 24 Page - Cirrus Logic

номер детали CS43131
подробное описание детали  130-dB, 32-Bit High-Performance DAC with Integrated Headphone Driver and Impedance Detection
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43131 датащи(HTML) 24 Page - Cirrus Logic

Back Button CS43131 Datasheet HTML 20Page - Cirrus Logic CS43131 Datasheet HTML 21Page - Cirrus Logic CS43131 Datasheet HTML 22Page - Cirrus Logic CS43131 Datasheet HTML 23Page - Cirrus Logic CS43131 Datasheet HTML 24Page - Cirrus Logic CS43131 Datasheet HTML 25Page - Cirrus Logic CS43131 Datasheet HTML 26Page - Cirrus Logic CS43131 Datasheet HTML 27Page - Cirrus Logic CS43131 Datasheet HTML 28Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 156 page
background image
24
DS1155F1
CS43131
3 Characteristics and Specifications
Table 3-18. DC Characteristics
Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; GNDD = GNDA = GNDCP = 0 V; all voltages with respect to ground.
Parameters
Minimum
Typical
Maximum Units
VCP_FILT (No load connected to HPOUTx)
EXT_VCPFILT = 0
VP_LDO Mode
VCP_FILT+ pin (HV_EN = 1)
VCP_FILT+ pin (HV_EN = 0)
VCP_FILT– pin (HV_EN = 1)
VCP_FILT– pin (HV_EN = 0)
3.0
2.6
–3.0
–2.6
V
V
V
V
VCP Mode
VCP_FILT+ pin
VCP_FILT– pin
VCP
–VCP
V
V
–VA
–VA pin
– VA
V
Alternate headphone path
switch-on characteristics
PDN_HP = 1, HP_IN_EN = 1
On-resistance
0.4
rON matching between channels
0.05
Other DC characteristics
FILT+ voltage
–0.35
V
FILT– voltage
0.35
V
HP output current limiter on threshold.
120
160
mA
VD power-on
reset threshold
(VPOR)
Up
Down
1.15
0.950
V
V
Table 3-19. Power Consumption
Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground;
performance data taken with VA = VCP = VD = VL = 1.8 V; VP = 3.6 V; TA = +25°C; ASP_SPRATE = 0001(44.1-kHz mode); MCLK_INT= 1
(22.5792 MHz); MCLK_SRC_SEL = 00; +1dB_EN = 1; all other fields are set to defaults; no signal on any input; control port inactive; all serial ports are
set to Slave or Master Mode as indicated, input clock/data are held low unless active; test load is RL = 32  and CL = 1 nF for HPOUTx; measured values
include currents consumed by the DAC and do not include current delivered to external loads unless specified otherwise (e.g., from HPOUTx outputs);
see Fig. 2-1.
Use Cases
Typical Current (µA)
Total
Power
(µW)
POUT
iVCP
iVA
iVD
iVL
iVP
1Off 1
1.Off configuration: Clock/data lines held low; RESET = LOW; VA = VD = VL = 0 V, VCP = 0 V, VP = 3.6 V.
—0
0
0
0
6
11
2
Standby 2
2.Standby configuration: Clock/data lines held low; RESET = HIGH; VA = VD = VL = 1.8 V, VCP = 1.8 V, VP = 3.6 V; HP_DETECT_CTRL = 11 (enabled);
HPDETECT_PLUG_INT_MASK=0 (unmasked); PDN_XTAL = 1, MCLK_SRC_SEL = 10 (RCO selected as MCLK source).
HPDETECT enabled
0
0
256
0
32
576
3 A Playback
External MCLK = 22.5792 MHz, I2S/DoP
Stereo HPOUT
Quiescent 3
3.Quiescent configuration: data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V. Serial port, I2S/DoP Mode (ASP and
SDIN, ASP_M/Sb = 0); PDN_XTAL = 1.
3808
7835
2786
0
28
26074
C
0.1mW
12363
7862
2004
40
32
40199
4
Alternate HP path stereo HPIN enabled 4
4.Quiescent configuration: PDN_XTAL = 1; MCLK_SRC_SEL = 10 (RCO selected as MCLK source); alternate headphone path (PDN_HP = 1, HPOUT_
CLAMP = 1, HP_IN_EN = 1, HP_IN_LP = 1); data lines held low; RESET = HIGH; VA = 1.8 V, VD = VL = VCP = 1.8 V, VP = 3.6 V.
Quiescent
32
0
186
0
65
625
Table 3-20. Serial-Port Interface Characteristics
Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground;
parameters can vary with VL; typical performance data taken with VL = VD = VA = VCP = 1.8 V, VP = 3.6 V; min/max performance data taken with VL =
1.8 V; VD = VA = VCP = 1.8 V, VP = 3.6 V; TA = +25°C; CL = 60 pF; Logic 0 = ground, Logic 1 = VL; output timings are measured at VOL and VOH thresholds
(see Table 3-13).
Parameters 1,2,3,4
Symbol
Minimum
Typical
Maximum
Units
FSYNC frame rate
Fs
(See
Section 4.9.5)
kHz
FSYNC high period 5
tHI:FSYNC
1/fSCLK
(n–1)/fSCLK
s
Master
Mode
FSYNC duty cycle
xSP_5050 = 1
45
55
%
FSYNC delay time after SCLK launching edge 6
tD:CLK–FSYNC
——10
ns
SCLK frequency
fSCLK
——
fMCLK_INT
MHz
SCLK high period 7
tHI:SCLK
1/(2•fSCLK) –
1/fMCLK_INT
—1/(2•fSCLK) +
1/fMCLK_INT
ns
SDIN setup time before SCLK latching edge 6
tSU:SDI
10
ns
SDIN hold time after SCLK latching edge 6
tH:SDI
5—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com