CS43131 datasheet(17/156 Pages) CIRRUS

17 / 156 page

DS1155F1

CS43131

3 Characteristics and Specifications

1.This table also applies to external VCP_FILT supply mode: CS43131 power up procedure as described in Section 4.3.5; EXT_VCPFILT=1; VCP_

FILT+ and VCP_FILT– comply to

Table 3-2 when EXT_VCPFILT = 1; in this mode, HV_EN must be set to 1.

2.One LSB of triangular PDF dither is added to PCM data.

3.Referred to the typical full-scale voltage. Applies to all THD+N and dynamic range values in the table.

4.DSD performance may be limited by the source recording. 0 dB-SACD = 50% modulation index.

5.The volume must be configured as indicated to achieve specified output characteristics.

6.HP output test configuration. Symbolized component values are specified in the test

conditions.

7.With I2C normal speed mode and 22.5792-MHz XTAL used as MCLK source, this specification is measured from reset released to when the audio

signal appears on the output per power-up sequence listed in Section 5.13.1. PCM_SZC should be set to Immediate (PCM_SZC = 00) to hear audio

at 20 ms after startup.

Table 3-6. Wideband Flatness Mode Analog Output Characteristics 1

Test conditions (unless otherwise specified): Fig. 2-1 shows CS43131 connections; input test signal is a 32-bit, full-scale 997-Hz sine wave (unless

specified otherwise); GNDA = GNDCP = GNDD = 0 V; voltages are with respect to ground; ASP_M/Sb = 1; typical, min/max performance data taken with

VA = VCP = 1.8 V; VL = VD = 1.8 V; VP = 3.6 V; TA = +25°C; measurement bandwidth is 20 Hz–90 kHz; ASP_SPRATE = 0110 (LRCK = 192-kHz mode);

PDN_XTAL = 0, MCLK_INT = 1, and MCLK_SRC_SEL = 00 (crystal frequency fXTAL = 22.5792 MHz); Volume = 0 dB; when testing noise related

specifications (dynamic range, THD+N, idle channel noise), no external impedance on HPREFx.

Wideband Flatness Mode Parameter 2,3

Minimum

Typical

Maximum

Units

HPOUTx

RL = 600 

CL = 200 pF

OUT_FS = 11

Volume = 0 dB

+1dB_EN = 0

HV_EN = 1,

unless otherwise

specified

Dynamic range

(defined in Table 3-1)

24-bit, 32-bit

A-weighted

122

128

—

THD+N (20 Hz–20 kHz,

defined in Table 3-1)

24-bit, 32-bit

0 dB

–20 dB

–60 dB

—

–112

–97

–67

–106

—

–61

Idle channel noise

(A-weighted)

(defined in Table 3-1)

24-bit, 32-bit

—

0.69

—

µV

Full-scale output voltage

4.66

4.90

5.14

Vpp

Output power

—

Interchannel isolation (defined in Table 3-1)

217 Hz

1 kHz

20 kHz

—

120

110

—

HPOUTx

RL = 600 

CL = 200 pF

OUT_FS = 11

Volume = 0 dB

+1dB_EN = 1

HV_EN = 1,

unless otherwise

specified

THD+N (20 Hz–20 kHz,

defined in Table 3-1)

24-bit, 32-bit

0 dB

—

–105

–99

Full-scale output voltage

5.42

5.7

5.99

Vpp

Output power

—

6.8

—

Test Load

HPOUTA

CLA

HPREFA

RLA

Measurement

Device

–

HPOUTB

HPREFB

CH1

CH2

CLB

RLB

CS43131 датащи(PDF) 17 Page - Cirrus Logic

CS43131 датащи(HTML) 17 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL