поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS43131 датащи(PDF) 19 Page - Cirrus Logic

номер детали CS43131
подробное описание детали  130-dB, 32-Bit High-Performance DAC with Integrated Headphone Driver and Impedance Detection
PDF  156 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS43131 датащи(HTML) 19 Page - Cirrus Logic

Back Button CS43131 Datasheet HTML 15Page - Cirrus Logic CS43131 Datasheet HTML 16Page - Cirrus Logic CS43131 Datasheet HTML 17Page - Cirrus Logic CS43131 Datasheet HTML 18Page - Cirrus Logic CS43131 Datasheet HTML 19Page - Cirrus Logic CS43131 Datasheet HTML 20Page - Cirrus Logic CS43131 Datasheet HTML 21Page - Cirrus Logic CS43131 Datasheet HTML 22Page - Cirrus Logic CS43131 Datasheet HTML 23Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 156 page
background image
DS1155F1
19
CS43131
3 Characteristics and Specifications
Low frequency impedance range
8
1200
Relative impedance measurement capability 1
–12 2
+12
dB
Impedance measurement accuracy 3
Gain error
Offset
–10
–1
+10
1
%
1.Impedance measurement range is relative to low-frequency HP load impedance measured.
2.Or 4
, whichever is greater.
3.Accuracy is referred to reported impedance.
Table 3-8. Alternate Headphone Path
Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to
ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V,
VCP = 1.8 V, VA = 0 V, VL = VD = 1.8 V; RL = 32 ; TA = +25°C; measurement bandwidth is 20 Hz–20 kHz; MCLK_SRC_SEL = 10, PDN_XTAL = 1.
Parameters
Symbol
Minimum
Typical Maximum Units
Switch on characteristics
(PDN_HP = 1
HP_IN_EN = 1)
Signal range when switch on 1
1.When switch is on, maximally allowable voltage applied to HPINx pins.
VINAI
3.00
Vpp
THD+N with 32
 @ 2.82 Vpp
–103
dB
Interchannel isolation
217 Hz
1 kHz
20 kHz
104
110
105
90
dB
dB
dB
HPINx turn-on time 2
2.HPINx turn-on time is measured when setting HP_IN_EN = 1. I2C ACK signal is received to when the signal appears on the HP out. MCLK_SRC_
SEL = 00, PDN_XTAL = 0, MCLK_INT = 1. For EXT_VCPFILT = 1, VCP_FILT
± has been properly charged to expected nominal values.
EXT_VCPFILT = 1
EXT_VCPFILT = 0
tHPIN_ON
80
1.1
s
ms
Switch off characteristics
(PDN_HP = 1,
HP_IN_EN = 0)
Analog signal range when switched off 3,4
3.When switch is off, maximally allowable voltage applied to HPINx pins.
4.Before switch off event, it is required HPINx signal is within this range before the switch is turned off. When the switch is in off state, HPINx signal
cannot exceed this specified range.
VINOFF
——
0.3
Vp
Turn-off time 5
5.HPINx turn-off time is measured when HP_IN_EN = 0 ACK signal is received to when the signal disappears from the HP out. This spec also applies
when register settings are: MCLK_SRC_SEL = 00, PDN_XTAL = 0, MCLK_INT = 1.
tHPIN_OFF
——
20
s
Off isolation 6
6.Off isolation specification is measured with VINOFF = 0.1 Vp input.
217 Hz
1 kHz
20 kHz
120
120
100
dB
dB
dB
Table 3-9. Combined DAC Digital, On-Chip Analog and HPOUTx Filter Characteristics
Test conditions (unless specified otherwise): The filter characteristics have been normalized to the sample rate (Fs) and can be referenced to the desired
sample rate by multiplying the given characteristic by Fs. Single-Speed Mode refers to 32-, 44.1-, and 48-kHz sample rates. Double-Speed Mode refers
to 88.2- and 96-kHz sample rates. Quad-Speed Mode refers to 176.4- and 192-kHz sample rates. Octuple-Speed Mode refers to 352.8- and 384-kHz
sample rates. MCLK_INT is an integer multiple of Fs; HPF disabled; no DC offset applied; group delay does not include serial port delay.
Parameter
Minimum Typical Maximum Units
Fast Roll-Off
(FILTER_SLOW_FASTB =0)
Single-Speed Mode 1
Passband 2
to –0.01-dB corner
to –3-dB corner
attenuation @ Fs/2
0
0
8.44 3
0.4535 4
0.482
Fs
Fs
dB
Passband ripple 10 Hz to –0.01-dB corner 5
–0.01
+0.01
dB
Stopband
0.547
Fs
Stopband attenuation 6
110
dB
Group delay (linear phase)
PHCOMP_LOWLATB = 1
39.5/Fs 7
—s
Group delay (minimum phase)
PHCOMB_LOWLATB = 0
6.3/Fs 8
—s
Deemphasis error 9
(Relative to 1 kHz)
Fs = 44.1 kHz
±0.3
dB
Table 3-7. Headphone Load Measurement (Cont.)
Test conditions (unless specified otherwise): Fig. 2-1 shows CS43131 connections; GNDD = GNDCP = GNDA = 0 V; voltages are with respect to
ground; typical performance data taken with VP = 3.6 V, VCP = VA = 1.8 V, VL = VD = 1.8 V; min/max performance data taken with VP = 3.6 V,
VCP = VA = 1.8 V, VL = VD = 1.8 V; TA = +25°C. MCLK_INT = 1, PDN_XTAL = 0, and MCLK_SRC_SEL = 00 (crystal frequency fXTAL = 22.5792 MHz)
Parameters
Symbol
Minimum
Typical Maximum Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com