поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320DM643 датащи(PDF) 120 Page - Texas Instruments

Click here to check the latest version.
номер детали TMS320DM643
подробное описание детали  Video/Imaging Fixed-Point Digital Signal Processo
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM643 датащи(HTML) 120 Page - Texas Instruments

Back Button TMS320DM643 Datasheet HTML 116Page - Texas Instruments TMS320DM643 Datasheet HTML 117Page - Texas Instruments TMS320DM643 Datasheet HTML 118Page - Texas Instruments TMS320DM643 Datasheet HTML 119Page - Texas Instruments TMS320DM643 Datasheet HTML 120Page - Texas Instruments TMS320DM643 Datasheet HTML 121Page - Texas Instruments TMS320DM643 Datasheet HTML 122Page - Texas Instruments TMS320DM643 Datasheet HTML 123Page - Texas Instruments TMS320DM643 Datasheet HTML 124Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 160 page
background image
www.ti.com
5.12.2
McBSP Electrical Data/Timing
TMS320DM643
Video/Imaging Fixed-Point Digital Signal Processor
SPRS269A – FEBRUARY 2005 – REVISED APRIL 2005
5.12.2.1
Multichannel Buffered Serial Port (McBSP) Timing
Table 5-41. Timing Requirements for McBSP
(1) (see Figure 5-46)
–500
–600
NO.
UNIT
MIN
MAX
2
tc(CKRX)
Cycle time, CLKR/X
CLKR/X ext
4P or 6.67(2)(3)
ns
3
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X ext
0.5tc(CKRX)– 1(4)
ns
CLKR int
9
5
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
ns
CLKR ext
1.3
CLKR int
6
6
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
ns
CLKR ext
3
CLKR int
8
7
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
ns
CLKR ext
0.9
CLKR int
3
8
th(CKRL-DRV)
Hold time, DR valid after CLKR low
ns
CLKR ext
3.1
CLKX int
9
10
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
ns
CLKX ext
1.3
CLKX int
6
11
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
ns
CLKX ext
3
(1)
CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also
inverted.
(2)
P = 1/CPU clock frequency in ns. For example, when running parts at 600 MHz, use P = 1.67 ns.
(3)
Use whichever value is greater. Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock
source. The minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA
limitations and AC timing requirements.
(4)
This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.
DM643 Peripheral Information and Electrical Specifications
120



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com