| поискавой системы для электроныых деталей |
|
TMS320DM643 датащи(PDF) 37 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM643 датащи(HTML) 37 Page - Texas Instruments |
|
37 / 160 page ![]() www.ti.com TMS320DM643 Video/Imaging Fixed-Point Digital Signal Processor SPRS269A – FEBRUARY 2005 – REVISED APRIL 2005 Table 2-4. Terminal Functions (continued) SIGNAL IPD/ TYPE(1) DESCRIPTION IPU(2) NAME NO. INTER-INTEGRATED CIRCUIT 0 (I2C0) SCL0 E4 I/O/Z — I2C0 clock. SDA0 D3 I/O/Z — I2C0 data. MULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0) CLKR0 AE15 I/O/Z IPD McBSP0 receive clock (I/O/Z) FSR0 AB16 I/O/Z IPD McBSP0 receive frame sync (I/O/Z) DR0 AC16 I IPD McBSP0 receive data (I) DX0 AE16 O/Z IPD McBSP0 transmit data (O/Z) FSX0 AF16 I/O/Z IPD McBSP0 transmit frame sync (I/O/Z) CLKX0 AF17 I/O/Z IPD McBSP0 transmit clock (I/O/Z) ETHERNET MAC (EMAC) HD31/MRCLK(3) G1 I Host-port data (I/O/Z) [default] or EMAC transmit/receive or control pins (I) (O/Z) HPI pin functions are default, see the Device Configurations section of this data HD30/MCRS(3) H3 I sheet. EMAC Media Independent I/F (MII) data, clocks, and control pins for HD29/MRXER(3) G2 I Transmit/Receive. • MII transmit clock (MTCLK), HD28/MRXDV(3) J4 I Transmit clock source from the attached PHY. HD27/MRXD3(3) H2 I • MII transmit data (MTXD[3:0]), HD26/MRXD2(3) J3 I Transmit data nibble synchronous with transmit clock (MTCLK). HD25/MRXD1(3) J1 I • MII transmit enable (MTXEN), HD24/MRXD0(3) K4 I This signal indicates a valid transmit data on the transmit data pins (MTDX[3:0]). HD22/MTCLK(3) L4 I • MII collision sense (MCOL) HD21/MCOL(3) K2 I Assertion of this signal during half-duplex operation indicates network HD20/MTXEN(3) L3 O/Z collision. HD19/MTXD3(3) L2 O/Z During full-duplex operation, transmission of new frames will not begin if this pin is asserted. HD18/MTXD2(3) M4 O/Z • MII carrier sense (MCRS) HD17/MTXD1(3) M2 O/Z Indicates a frame carrier signal is being received. • MII receive data (MRXD[3:0]), Receive data nibble synchronous with receive clock (MRCLK). • MII receive clock (MRCLK), Receive clock source from the attached PHY. HD16/MTXD0(3) M3 O/Z • MII receive data valid (MRXDV), This signal indicates a valid data nibble on the receive data pins (MRDX[3:0]) and • MII receive error (MRXER), Indicates reception of a coding error on the receive data. Device Overview 37 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |