поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320DM643 датащи(PDF) 28 Page - Texas Instruments

Click here to check the latest version.
номер детали TMS320DM643
подробное описание детали  Video/Imaging Fixed-Point Digital Signal Processo
PDF  160 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320DM643 датащи(HTML) 28 Page - Texas Instruments

Back Button TMS320DM643 Datasheet HTML 24Page - Texas Instruments TMS320DM643 Datasheet HTML 25Page - Texas Instruments TMS320DM643 Datasheet HTML 26Page - Texas Instruments TMS320DM643 Datasheet HTML 27Page - Texas Instruments TMS320DM643 Datasheet HTML 28Page - Texas Instruments TMS320DM643 Datasheet HTML 29Page - Texas Instruments TMS320DM643 Datasheet HTML 30Page - Texas Instruments TMS320DM643 Datasheet HTML 31Page - Texas Instruments TMS320DM643 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 160 page
background image
www.ti.com
TMS320DM643
Video/Imaging Fixed-Point Digital Signal Processor
SPRS269A – FEBRUARY 2005 – REVISED APRIL 2005
Table 2-4. Terminal Functions
SIGNAL
IPD/
TYPE(1)
DESCRIPTION
IPU(2)
NAME
NO.
CLOCK/PLL CONFIGURATION
CLKIN
AC2
I
Clock Input. This clock is the input to the on-chip PLL.
Clock output at 1/4 of the device speed (O/Z) [default] or this pin can be
CLKOUT4/GP0[1](3)
D6
I/O/Z
IPU
programmed as a GP0 1 pin (I/O/Z).
Clock output at 1/6 of the device speed (O/Z) [default] or this pin can be
CLKOUT6/GP0[2](3)
C6
I/O/Z
IPU
programmed as a GP0 2 pin (I/O/Z).
CLKMODE1
AE4
I
IPD
Clock mode select
•
Selects whether the CPU clock frequency = input clock frequency x1
(Bypass), x6, or x12.
CLKMODE0
AA2
I
IPD
For more details on the CLKMODE pins and the PLL multiply factors, see
the Clock PLL section of this data sheet.
PLLV(4)
V6
A(1)
PLL voltage supply
JTAG EMULATION
TMS
E15
I
IPU
JTAG test-port mode select
TDO
B18
O/Z
IPU
JTAG test-port data out
TDI
A18
I
IPU
JTAG test-port data in
TCK
A16
I
IPU
JTAG test-port clock
JTAG test-port reset. For IEEE 1149.1 JTAG compatibility, see the IEEE 1149.1
TRST
D14
I
IPD
JTAG compatibility statement portion of this data sheet.
EMU11
D17
I/O/Z
IPU
Emulation pin 11. Reserved for future use, leave unconnected.
EMU10
C17
I/O/Z
IPU
Emulation pin 10. Reserved for future use, leave unconnected.
EMU9
B17
I/O/Z
IPU
Emulation pin 9. Reserved for future use, leave unconnected.
EMU8
D16
I/O/Z
IPU
Emulation pin 8. Reserved for future use, leave unconnected.
EMU7
A17
I/O/Z
IPU
Emulation pin 7. Reserved for future use, leave unconnected.
EMU6
C16
I/O/Z
IPU
Emulation pin 6. Reserved for future use, leave unconnected.
EMU5
B16
I/O/Z
IPU
Emulation pin 5. Reserved for future use, leave unconnected.
EMU4
D15
I/O/Z
IPU
Emulation pin 4. Reserved for future use, leave unconnected.
EMU3
C15
I/O/Z
IPU
Emulation pin 3. Reserved for future use, leave unconnected.
EMU2
B15
I/O/Z
IPU
Emulation pin 2. Reserved for future use, leave unconnected.
EMU1
C14
I/O/Z
IPU
Emulation pin 1 (5)
EMU0
A15
I/O/Z
IPU
Emulation pin 0 (5)
RESETS, INTERRUPTS, AND GENERAL-PURPOSE INPUT/OUTPUTS
RESET
P4
I
Device reset
Nonmaskable interrupt, edge-driven (rising edge)
Note: Any noise on the NMI pin may trigger an NMI interrupt; therefore, if the
NMI
B4
I
IPD
NMI pin is not used, it is recommended that the NMI pin be grounded versus
relying on the IPD.
GP0[7]/EXT_INT7
E1
I/O/Z
IPU
General-purpose input/output (GPIO) pins (I/O/Z) or external interrupts (input
only). The default after reset setting is GPIO enabled as input-only.
GP0[6]/EXT_INT6
F2
I/O/Z
IPU
•
When these pins function as External Interrupts [by selecting the
GP0[5]/EXT_INT5
F3
I/O/Z
IPU
corresponding interrupt enable register bit (IER.[7:4])], they are edge-driven
and the polarity can be independently selected via the External Interrupt
GP0[4]/EXT_INT4
F4
I/O/Z
IPU
Polarity Register bits (EXTPOL.[3:0]).
(1)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
(2)
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k
Ω IPD or IPU resistor. To pull up a signal to the
opposite supply rail, a 1-k
Ω resistor should be used.)
(3)
These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
(4)
PLLV is not part of external voltage supply. See the Clock PLL section for information on how to connect this pin.
(5)
The EMU0 and EMU1 pins are internally pulled up with 30-k
Ω resistors; therefore, for emulation and normal operation, no external
pullup/pulldown resistors are necessary. However, for boundary scan operation, pull down the EMU1 and EMU0 pins with a dedicated
1-k
Ω resistor.
28
Device Overview



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com