поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DSP56857 датащи(PDF) 116 Page - Freescale Semiconductor, Inc

номер детали DSP56857
подробное описание детали  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 датащи(HTML) 116 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 112Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 113Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 114Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 115Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 116Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 117Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 118Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 119Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 120Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 116 / 662 page
background image
Module Memory Map
5685X Digital Signal Controller User Manual, Rev. 4
4-8
Freescale Semiconductor
4.5 Module Memory Map
The System Integration Module (SIM) contains three programmable 16-bit registers. The address
range from $1FFF08 to $1FFF0F is allocated to the SIM. The register is accessed by each of the
eight-memory mapped addresses, delineated in Tables 4-7. To avoid unpredictable behavior,
reserved registers must not be written. A read from an address without an associated register
returns unknown data.
DE
Input
CLK_SYS_CONT Input from DE input pad used to enter OnCE debug mode
OMR6_SD
Input
CLK_SYS_CONT From core OMR6 register to enable fast stop mode recovery
BSCAN_EBL
Input
From external TAP controller indicating boundary scan mode
Table 4-6. Derived Clock Inputs
Name
Type
Clock Domain
Function
CLK_SYS_CONT_IN
Input
CLK_SYS_CONT
Continuous clock fed by synthesized clock tree originating
at SIM output CLK_SYS_CONT
Table 4-7. System Integration Module Memory Map (SIM_BASE = $1FFF08)
Address Offset
Register
Acronym
Register Name
Access Type Chapter Location
Base + $0
SCR
SIM Control Register
Read/Write
Section 4.6.1
Base + $1
SCD1
Software Control Register 1
Read/Write
Section 4.6.2
Base + $2
SCD2
Software Control Register 2
Read/Write
Section 4.6.3
Add.
Offset
Register Name
15
14
13
12
11
10
987654
321
0
$0
SCR
R
0
BOOT MODE
CHIP REV
0
EOnCE
EBL
CLKOUT
DBL
PRAM
DBL
DRAM
DBL
SW
DBL
STOP
DBL
WAIT
DBL
W
$1
SCID1
R
SOFTWARE CONTROL DATA 1
W
$2
SCD2
R
SOFTWARE CONTROL DATA 2
W
R
0
Read as 0
W
Reserved
Figure 4-2. SIM Register Map Summary
Table 4-5. Power Mode Control Inputs/Outputs (Continued)
Name
Type
Clock Domain
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com