поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DSP56857 датащи(PDF) 120 Page - Freescale Semiconductor, Inc

номер детали DSP56857
подробное описание детали  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 датащи(HTML) 120 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 116Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 117Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 118Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 119Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 120Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 121Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 122Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 123Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 124Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 120 / 662 page
background image
Register Descriptions (SYS_BASE = $1FFF08)
5685X Digital Signal Controller User Manual, Rev. 4
4-12
Freescale Semiconductor
4.6.1.4 Reserved—Bit 7
This bit is reserved or not implemented. It is a read/write bit, initializing to one.
4.6.1.5 Enhanced OnCE Enable (EOnCE_EBL)—Bit 6
The clock for the 56800E core On-Chip Emulator debug features is normally enabled with the
core TAP interface. Setting this bit continuously enables the clock. This powers the core to
perform I/O with its mapped EOnCE registers without regard for the TAP state. This is useful
when doing real time debugging.
0 = EOnCE clock to core is enabled only when core TAP is enabled
1 = EOnCE clock to core is always enabled
4.6.1.6 CLKOUT Disable (CLKOUT_DBL)—Bit 5
0 = CLKOUT (CLKO) output pin presents CLK_MSTR/8 (this is half the peripheral bus
clock frequency)
1 = CLKOUT (CLKO) output pin presents static zero
4.6.1.7 Program RAM Disable (PRAM_DBL)—Bit 4
0 = Internal program RAM enabled
1 = Internal program RAM disabled and accesses redirected to external memory
4.6.1.8 Data RAM Disable (DRAM_DBL)—Bit 3
Note:
This field replaces the EX bit in the core OMR.
0 = Internal data RAM enabled
1 = Internal data RAM disabled and accesses redirected to external memory
4.6.1.9 Software Reset (SW_RESET)—Bit 2
Writing 1 to this field results in the part to reset.
4.6.1.10 Stop Disable (STOP_DBL)—Bit 1
0 = The Stop mode is entered when the core executes a Stop instruction
1 = The core Stop instruction will not cause entry into the Stop mode
4.6.1.11 Wait Disable (WAIT_DBL)—Bit 0
0 = The Wait mode is entered when the core executes a Wait instruction
1 = The core Wait instruction will not cause entry into the Wait mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com