поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DSP56857 датащи(PDF) 46 Page - Freescale Semiconductor, Inc

номер детали DSP56857
подробное описание детали  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 датащи(HTML) 46 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 42Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 43Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 44Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 45Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 46Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 47Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 48Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 49Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 50Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 662 page
background image
56800E Core Description
5685X Digital Signal Controller User Manual, Rev. 4
1-14
Freescale Semiconductor
Full-precision integer multiplication
32-bit logical and shifting operations
Second read in dual read instruction can access off-chip memory
Loop Count (LC) register extended to 16 bits
Support for nested DO looping through additional loop address and count registers
Loop address and hardware stack extended to 24 bits
Three additional interrupt levels with a software interrupt for each level
Enhanced On-Chip Emulation (EOnCE) with three debugging modes:
— non-intrusive real-time debugging
— minimally intrusive real-time debugging
— break point and step modes (core is halted)
1.4.3 System Architecture and Peripheral Interface
The 56800E system architecture encompasses all the on-chip components, including the core,
on-chip memory, peripherals, and buses necessary to connect them. Figure 1-6 shows the overall
system architecture for a device with an external bus.
Figure 1-6. 56800E Chip Architecture with External Bus
External
Data
External
Address
IPBus
PDB
PAB
XAB1
CDBR
CDBW
XAB2
XDB2
Peripheral
Peripheral
Peripheral
56800E
Core
IPBus
Interface
External
Bus
Interface
Data
Memory
Program
Memory



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com