| поискавой системы для электроныых деталей |
|
DSP56857 датащи(PDF) 112 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56857 датащи(HTML) 112 Page - Freescale Semiconductor, Inc |
|
112 / 662 page ![]() Block Diagram 5685X Digital Signal Controller User Manual, Rev. 4 4-4 Freescale Semiconductor – Wait mode shuts down the 56800E core, and unnecessary system clock operation. – Run mode supports full part operation. • Controls to enable/disable the 56800E core Wait and Stop instructions • 32-cycle extended chip internal reset • 32-cycle extended Time-of-Day reset (responds only to POR reset) • 32-cycle extended reset for the Clock Generated Module (CGM) • Software initiated reset • Controls to redirect internal data and/or program RAM accesses to the external memory interface • Software Boot mode Control Register, initialized at any reset (except COP reset) from external pins • A hold off output to coordinate peripheral bus transactions with the system bus pipeline • Two 16-bit registers reset only by a power-on reset usable for general purpose software control 4.3 Block Diagram The System Integration Module (SIM) is depicted in Figure 4-1. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |